



## **Table of Contents**

Map.....	1
Schedule .....	2
Organizers .....	4
Sponsors .....	5
General Information .....	6
General Program Information.....	8
Speakers .....	9
Plenary Session .....	13
Oral Session.....	20
Poster Session.....	68

# Map



2 F



1 F

# IEDMS 2014 Timetable

Nov. 20						
08:00-17:00	On-Site Registration					
09:10-09:20	Opening Ceremony					
09:20-10:00	Plenary Session 1 – Prof. J.-G. Hwu (NTU)    Chair: Prof. T.-Y. Tseng (NCTU)					
10:00-10:30	Coffee Break					
10:30-11:10	Plenary Session 2 – Prof. J. J. Liou (UCF)    Chair: Prof. Y.-C. Ho (NDHU)					
11:10-11:50	Plenary Session 3 – Dr. S. Yuasa (AIST)    Chair: Prof. H. Ishiwara (TIT)					
12:00-13:30	Lunch					
13:30-15:00	Invited & Oral Sessions					Poster Session 1 (1F) 13:00-15:00  Chair: Prof. M.-H. Lee (NTNU)
	Session 1 (Room A) FinFET	Session 2 (Room B) Solar Cell I	Session 3 (Room C) Compound Semiconductor I	Session 4 (Room D) Circuit & Simulation	Session 5 (Room E) Novel Device I	
	Prof. S. S. Chung (NCTU) Chair: Prof. J.-G. Hwu (NTU) #1209 #1212 #1308 #1332	Prof. C.-F. Lin (NTU) Chair: Prof. W.-S. Liu (YZU) #1134 #1213 #1310 #1363	Prof. H. Yamaguchi (NTT) Chair: Prof. M.-C. Wu (NTHU) #1178 #1197 #1243 #1345	Prof. Z. Liu (UESTC) Chair: Prof. C.-H. Lien (NTHU) #1083 #1154 #1343 #1350	Prof. M. Chan (HKUST) Chair: Prof. H.-C. Cheng (NCTU) #1147 #1274 #1316 #1342	
15:00-15:30	Coffee Break					
15:30-17:30	Invited & Oral Sessions					Poster Session 2 (1F) 16:00-18:00  Chair: Prof. C.-H. Liu (NTNU)
	Session 6 (Room A) TFT I	Session 7 (Room B) LED	Session 8 (Room C) Novel Device II	Session 9 (Room D) FET I	Session 10 (Room E) Nonvolatile Memory I	
	Prof. M. Wang (SU) Chair: Prof. S. S. Chung (NCTU) #1129 #1156 #1185 #1289	Prof. C.-M Tan (CGU) Chair: Prof. C.-S. Lai (CGU) #1115 #1257 #1261 #1283	Prof. R. Huang (PKU) Chair: Prof. K.-N. Chen (NCTU) #1094 #1106 #1111 #1322	Prof. S.-I. Ohmi (TIT) Chair: Prof. M.-C. Wang (MUST) #1133 #1144 #1192 #1208 #1225 #1359	Prof. K.-L. Pey (SUTD) Chair: Prof. C.-I Wu (ITRI) #1114 #1231 #1237 #1250 #1299 #1306	
17:30-18:30	EDMA Annual Meeting					
18:30-20:30	Banquet					

## Poster Session 1 (Nov. 20 13:00-15:00)

#1074	#1075	#1081	#1076	#1086	#1087	#1089	#1099	#1100	#1103
#1108	#1120	#1121	#1127	#1135	#1137	#1150	#1159	#1160	#1163
#1164	#1166	#1172	#1175	#1186	#1187	#1193	#1196	#1200	#1201
#1215	#1223	#1226	#1227	#1232	#1239	#1245	#1246	#1247	#1251
#1252	#1265	#1275	#1279	#1280	#1284	#1290	#1294	#1300	#1305
#1314	#1324	#1326	#1328	#1330	#1331	#1336	#1338	#1349	#1358
#1360									

## Poster Session 2 (Nov. 20 16:00-18:00)

#1079	#1090	#1091	#1096	#1098	#1102	#1110	#1117	#1118	#1128
#1136	#1140	#1151	#1161	#1182	#1188	#1214	#1216	#1217	#1218
#1219	#1220	#1221	#1224	#1229	#1236	#1238	#1244	#1248	#1249
#1253	#1256	#1259	#1260	#1266	#1267	#1269	#1270	#1272	#1282
#1285	#1286	#1297	#1301	#1302	#1303	#1312	#1315	#1323	#1327
#1339	#1347	#1348	#1352	#1356	#1361	#1362	#1365	#1366	#1367

# IEDMS 2014 Timetable



Nov. 21							
08:00-12:00	On-Site Registration						
08:45-10:00	Oral Sessions					Poster Session 3 (1F)  09:00-11:00  Chair: Prof. C.-H. Lin (NDHU)	
	Session 11 (Room A)	Session 12 (Room B)	Session 13 (Room C)	Session 14 (Room D)	Session 15 (Room E)		
	Compound Semiconductor II	Sensor	Novel Device III	Best Paper Competition I	Best Paper Competition II		
	Chair: Prof. W.-C. Hsu (NCKU)	Chair: Prof. J.-C. Wang (CGU)	Chair: Prof. T.-K. Chiang (NUK)	Chair: Prof. H.-C. Lin (NCTU)	Chair: Prof. P.-W. Li (NCU)		
	#1093	#1132	#1085	#1109	#1077		
	#1113	#1157	#1143	#1139	#1080		
10:00-10:30	Coffee Break						
	Invited & Oral Sessions						
	Session 16 (Room A)	Session 17 (Room B)	Session 18 (Room C)	Session 19 (Room D)	Session 20 (Room E)		
	TFT II	Solar Cell II	Novel Device IV	FET II	Nonvolatile Memory II		
	Prof. H.-C. Lin (NCTU)	Prof. T.-F. Guo (NCKU)	Prof. P.-W. Li (NCU)	Prof. T.-K. Chiang (NUK)	Dr. C. Ho (Winbond)		
10:30-12:00	Chair: Prof. S.-T. Chang (NCHU)	Chair: Prof. C.-C. Wu (NTU)	Chair: Prof. Y.-L. Jiang (NCHU)	Chair: Prof. B.-Y. Tsui (NCTU)	Chair: Prof. T.-H. Hou (NCTU)		
	#1084	#1195	#1124	#1116	#1258		
	#1088	#1222	#1145	#1165	#1276		
	#1167	#1292	#1153	#1173	#1317		
	#1335	#1364	#1158	#1313	#1319		
12:00-12:30	Closing & Award						
12:30-13:30	Lunch						
14:00-16:00	MOST (NSC) Annual Meeting						

## Poster Session 3 (Nov. 21 09:00-11:00)

#1078	#1082	#1097	#1101	#1104	#1105	#1112	#1123	#1126	#1130
#1131	#1138	#1142	#1146	#1152	#1162	#1169	#1171	#1174	#1179
#1180	#1181	#1203	#1206	#1207	#1210	#1211	#1228	#1230	#1233
#1240	#1241	#1242	#1262	#1263	#1264	#1268	#1271	#1273	#1287
#1288	#1291	#1293	#1298	#1304	#1307	#1309	#1311	#1318	#1321
#1329	#1334	#1337	#1340	#1344	#1346	#1353	#1355		

## Organizers

科技部 Ministry of Science and Technology



## Co-organizers



## Sponsors



**NAR Labs** 國家實驗研究院

**國家奈米元件實驗室**



**MACRONIX**

**INTERNATIONAL Co., LTD.**

**旺宏電子股份有限公司**



## **General Information**

### **Organizer:**

Electronics Devices and Materials Association (EDMA)  
Ministry of Science and Technology (MOST)  
National Dong Hwa University (NDHU)

### **Honorary Conference Chair:**

Maw-Kuen Wu, President, NDHU

### **Conference Chair (List by Alphabet):**

Ro-Min Weng, NDHU (Chair)  
Huang-Chung Cheng, EDMA (Co-Chair)  
Tai-Ping Sun, EDMA (Co-Chair)  
Tseung-Yuen Tseng, MOST (Co-Chair)

### **International Advisory Committee (List by Alphabet):**

Hiroshi Ishiware, Tokyo Institute of Technology, Japan  
Juin J. Liou, University of Central, USA  
Weiguang Zhu, Nanyang Technological University, Singapore

### **Organizing Committee (List by Alphabet):**

Chun-Chieh Lin, NDHU (Chair)  
Chia-Hua Huang, NDHU  
Chu-Hsuan Lin, NDHU  
Chuan-Hsi Liu, NTNU  
Keng-Ming Liu, NDHU  
Mei-Hsin Chen, NDHU  
Ying-Chieh Ho, NDHU  
Yu-Shyan Lin, NDHU

### **Program Committee (List by Alphabet):**

Chu-Hsuan Lin, NDHU (Chair)  
Bing-Yue Tsui, NCTU (Co-Chair)  
Chung-Chih Wu, NTU (Co-Chair)  
Horng-Chih Lin, NCTU (Co-Chair)  
Wei-Chou Hsu, NCKU (Co-Chair)

Bae-Heng Tseng, NSYSU  
Chao-Hsin Chien, NCTU  
Chao-Sung Lai, CGU  
Cheewee Liu, NTU  
Chen-Hsin Lien, NTHU  
Chia-Hua Huang, NDHU  
Chuan-Hsi Liu, NTNU  
Chun-Chieh Lin, NDHU  
Chun-Yu Lin, NTNU  
Edward Yi Chang, NCTU  
Hao-Hsiung Lin, NTU  
Jeng-Tzong Sheu, NCTU  
Jenn-Gwo Hwu, NTU  
Jer-Chyi Wang, CGU  
Jr-Hau He, NTU  
Keng-Ming Liu, NDHU  
Kuan-Neng Chen, NCTU  
Kuei-Shu Chang-Liao, NTHU  
Li-Yin Chen, NSYSU  
Mei-Hsin Chen, NDHU  
Meng-Chyi Wu, NTHU  
Pei-Wen Li, NCU  
Shoou-Jinn Chang, NCKU  
Shu-Tong Chang, NCHU  
Tsong-Sheng Lay, NCHU  
Tuo-Hung Hou, NCTU  
Wen-Kuan Yeh, NDL  
Yeong-Her Wang, NCKU  
Yeu-Long Jiang, NCHU  
Ying-Chieh Ho, NDHU  
You-Lin Wu, NCNU  
Yu-Shyan Lin, NDHU  
Yue-Ming Hsin, NCU

**Secretariat:**

Min-Lin Chen, NDHU  
S.-F. Lo, EMDA



## **General Program Information**

2014 International Electron Devices and Materials Symposium (IEDMS 2014) will be held on Nov. 20-21, 2014, at Fullon Hotel, Hualien, Taiwan. The IEDMS 2014 is intended to provide a common forum for researchers, scientists, engineers, and practitioners throughout the world to present their latest research findings, ideas, developments, and applications in the area of semiconductor materials and devices. Topics of interest will include, but are not limited to, the following:

- A.Compound Semiconductor Materials, Electronic and Photonic Devices
- B.Sustainable Energy Devices and Materials
- C.Integrated Circuits and Packaging Technologies
- D.Nano Devices and Materials, Memories, Displays, and Sensors

### **Important Dates:**

Abstract Submission: Aug. 31, 2014

Notification of Acceptance: Oct. 01, 2014

Early-Bird Registration Deadline: Oct. 31, 2014

Special Issue Deadline: Nov. 19, 2014

### **For Invited Talks**

- Time for the invited talk is 30 minutes, including last 3 minutes for discussion.

### **For Oral Papers**

- Time allotted for your presentation is 15 minutes, including last 3 minutes for discussion.
- Please report to the Session Chair and upload your PowerPoint file to the Notebook computer in the session room at least 10 minutes before the session begins.

### **For Poster Papers**

- The size of a poster board is 90 cm (width) x 180 cm (height). The recommended size of your poster is A0 (84.1 cm (width) x 118.9 cm (height)).




### **Free WiFi Access**

WiFi: Fullon\_Hotels HL


Password: 8888888888

## **Speakers (List by Session Schedule)**






### **Plenary Speakers**




	<p>Prof. Jenn-Gwo Hwu 胡振國教授 National Taiwan University, Taiwan Title: Nanoscale Oxide Engineering on Si Substrate Time: Nov. 20 09:20-10:00 (Room B)</p>
	<p>Prof. Juin J. Liou University of Central Florida, USA Title: Prospect and Outlook of Electrostatic Discharge (ESD) Protection in Emerging Technologies Time: Nov. 20 10:30-11:10 (Room B)</p>
	<p>Dr. Shinji Yuasa National Institute of Advanced Industrial Science and Technology (AIST), Japan Title: Perspectives on Spintronics and MRAM Technologies Time: Nov. 20 11:10-11:50 (Room B)</p>

### **Invited Speakers**

	<p>Prof. Steve S. Chung 莊紹勳教授 National Chiao Tung University, Taiwan Title: The Experimental Observation of the Dopant Fluctuations in Trigate FinFETs Time: Nov. 20 13:30-14:00 (Room A)</p>
---	---

	<p>Prof. Ching-Fuh Lin 林清富教授 National Taiwan University, Taiwan Title: Semiconductor Nanostructures for Solar Cells Time: Nov. 20 13:30-14:00 (Room B)</p>
	<p>Prof. Hiroshi Yamaguchi NTT Basic Research Laboratories, Japan Title: Opto/electromechanical Resonators Based on GaAs/AlGaAs Heterostructures Time: Nov. 20 13:30-14:00 (Room C)</p>
	<p>Prof. Zhiwei Liu University of Electronic Science and Technology of China, China Title : High holding voltage SCR devices design for high voltage ESD protection Time: Nov. 20 13:30-14:00 (Room D)</p>
	<p>Prof. Mansun Chan Hong Kong University of Science &amp; Technology, Hong Kong Title: Developing a Post-Moore Collaborative Technology Platform for Emerging Device Deployment Time: Nov. 20 13:30-14:00 (Room E)</p>
	<p>Prof. Mingxiang Wang Soochow University, China Title: Suppress Dynamic Hot Carrier Degradation in Four-Terminal Poly-Si Thin Film Transistors Time: Nov. 20 15:30-16:00 (Room A)</p>

	<p>Prof. Cher-Ming Tan 陳始明教授 Chang Gung University, Taiwan Title: Exploring the Humidity Effect on the Reliability of High Power LEDs Time: Nov. 20 15:30-16:00 (Room B)</p>
	<p>Prof. Ru Huang Peking University, China Title: Junction Engineering of Tunnel FETs for Steep Switching and Improved Noise Behavior Time: Nov. 20 15:30-16:00 (Room C)</p>
	<p>Prof. Shun-Ichiro Ohmi Tokyo Institute of Technology, Japan Title: Room Temperature Fabrication of Pentacene-Based OFETs with Hf-Based High-k Gate Insulator for Low Voltage Operation Time: Nov. 20 15:30-16:00 (Room D)</p>
	<p>Prof. Kin-Leong Pey Singapore University of Technology and Design, Singapore Title: Filamentary Switching with Semiconducting Bottom Electrode – Physical Insight and Advantages Time: Nov. 20 15:30-16:00 (Room E)</p>
	<p>Prof. Horng-Chih Lin 林鴻志教授 National Chiao Tung University, Taiwan Title: Fabrication of Thin-Film Transistors/Inverters with Film Profile Engineering Time: Nov. 21 10:30-11:00 (Room A)</p>
	<p>Prof. Tzung-Fang Guo 郭宗枋教授 National Cheng Kung University, Taiwan Title: Nickel oxide p-type electrode interlayer in CH<sub>3</sub>NH<sub>3</sub>PbI<sub>3</sub> perovskite/fullerene planar-heterojunction hybrid solar cells Time: Nov. 21 10:30-11:00 (Room B)</p>

	<p>Prof. Pei-Wen Li 李佩雯教授  National Central University, Taiwan  Title: Designer Germanium Quantum-Dot for Nanoelectronics and Nanophotonics Devices  Time: Nov. 21 10:30-11:00 (Room C)</p>
	<p>Prof. Te-Kung Chiang 江德光教授  National University of Kaohsiung, Taiwan  Title: A New Quasi-3D Compact Threshold Voltage Model for Pi-Gate (PG) MOSFETs with the Interface Trapped Charges  Time: Nov. 21 10:30-11:00 (Room D)</p>
	<p>Dr. ChiaHua Ho 何家驊博士  Winbond Electronics Corporation, Taiwan  Title: Overview of Emerging Non-Volatile Memories  Time: Nov. 21 10:30-11:00 (Room E)</p>

## **Plenary Session 1**

**Nov. 20, 09:20-10:00, 2F Room B**



**Prof. Jenn-Gwo Hwu**

Distinguished Professor, National Taiwan University, Taiwan

**Presentation Title:** Nanoscale Oxide Engineering on Si Substrate

**Authors:** *Po-Hao Tseng, Yen-Kai Lin, Han-Wei Lu, Yu-Ching Liao, and Jenn-Gwo Hwu\**

**Abstract:**

Anodization technique was introduced for the oxide formation in nanoscale device application. There are two parts in this talk. Single crystal Si nanowires with dimension down to sub-10 nm can be formed by long time anodization. Several new phenomena were presented. Anodization with suitable condition can also form various oxide thicknesses on single wafer. It is useful to grow ultra-thin oxide with thickness smaller than 3 nm. The MOS structures with various oxide thicknesses will be characterized in the view point of I-V and C-V. There are several fundamental differences between MOS(p) and MOS(n) structures. The current in inversion becomes saturated when the oxide is thin enough. The saturation behavior is sensitive to temperature, illumination, and charge trapping. Therefore, valuable applications of nanoscale MOS devices are achievable. The physics left behind is of importance for nanoscale study.

**Biography**

Jenn-Gwo Hwu was born in Tainan, Taiwan, Republic of China, on August 29, 1955. He received the B.S. degree in electronic engineering from National Chiao-Tung University, Republic of China, in 1977 and the M.S. and Ph.D. degrees in electrical engineering from National Taiwan University, Republic of China, in 1979

and 1985, respectively.

He joined the faculty of National Taiwan University in 1981. Presently, he is a Professor in the Department of Electrical Engineering and the Graduate Institute of Electronics Engineering, National Taiwan University. From 1997 to 1998, he was the vice chairman of the Department of Electrical Engineering, National Taiwan University. From February 2004 to January 2006, he was invited as the Dean of the College of Electrical Engineering and Computer Science, National United University, Miaoli, Taiwan, Republic of China. From December 2005 to December 2008, he was invited as the Coordinator of Micro-Electronics Engineering Program, Department of Engineering and Applied Sciences, National Science Council, Taiwan, Republic of China. On August 2006, he was appointed as the Distinguished Professor of National Taiwan University. And from August 2007 to July 2010, he was appointed as the chairperson of the Department of Electrical Engineering, National Taiwan University. His research work is mainly on ultra-thin gate oxide and its related Si MOS devices. He has experience in teaching the courses of Circuits, Electronics, Solid-State Electronics, Semiconductor Engineering, MOS Capacitor Devices, Radiation Effects on MOS System, and Special Topic on Oxide Reliability.

He was qualified to be a licensed Professional and Technical Engineer on Electrical and Electronics Engineering, R.O.C., in 1978 and 1980, respectively. He was honored as the owner of Outstanding Teaching Award in 1991 by The Ministry of Education and in 1987, 2003, and 2008 by National Taiwan University. He was also the owner of Excellent Teaching Award in 1988, 1989, 1990, 1991, and 1993 by the College of Engineering, National Taiwan University, and in 1999, 2000, and 2002 by National Taiwan University. In 1999, he was the recipient of Jan Ten-You Paper Award by The Chinese Institute of Engineering, R.O.C. In 2005, he was the recipient of Scientific Paper Award by Far Eastern Y.Z.Hsu Science and Technology Memory Foundation, Taiwan, R.O.C. In 2012, he was awarded the Himax Chair Professorship at National Taiwan University.

### **Major Research Areas**

Si MOS Devices/Ultra-thin Gate Oxide Processes/Novel Si-based Devices/Rapid Thermal Processing-RTP /Uniformity Analysis and Stress Control/Si MOS Solar Cell and Photo Sensors

## **Plenary Session 2**

**Nov. 20, 10:30-11:10, 2F Room B**



**Prof. Juin J. Liou**

Lockheed Martin St. Laurent Professor of Engineering, School of EECS, University of Central Florida

**Presentation Title:** Prospect and Outlook of Electrostatic Discharge (ESD) Protection in Emerging Technologies

**Author:** *Juin J. Liou*

**Abstract:**

Electrostatic discharge (ESD) is a process in which a finite amount of charge is transferred from one object (i.e., human body) to the other (i.e., microchip). This process can result in a very high current passing through the object within a very short period of time [1-2]. When a microchip or electronic system is subject to an ESD event, the huge ESD-induced current can likely damage the microchip and cause malfunction to the electronic system if the heat generated in the object cannot be dissipated quickly enough. It is estimated that about 35% of all damaged microchips are ESD related, resulting in a revenue loss of several hundred million dollars in the global semiconductor industry every year [3]. The continuing diminishing in the size of MOS devices makes the ESD-induced failures even more prominent, and one can predict with certainty that the availability of effective and robust ESD protection solutions will become a critical component to the successful development of the CMOS-based integrated circuits.

Advancement of low-voltage electronics has been benefitted largely by the continue scaling of CMOS technology, which is now reaching an astonishing milestone of 22-nm node. Beyond that, several new features will need to be implemented to enable the continuation of CMOS miniaturization, including the high-k dielectric, metal gate, multiple gate, etc. A noteworthy future CMOS development is the Si nanowire



technology. It has the advantages of a superior gate control, excellent on-current vs. off-current ratio, very low power consumption, and extremely high cutoff frequency. The ESD protection issues of such a technology are still largely unknown at this time and need to be resolved urgently before the technology can be commercialized in the consumer market in about 3-4 years [4]. On the other hand, high-voltage electronics, such as those used in the automobiles, are increasingly important and popular. These SoC's are typically fabricated in the bipolar/CMOS/DMOS (BCD) process, and such applications imposed additional challenges on the design and implementation of high-voltage ESD protection solutions [5].

Some comments on the ESD standards are in order. Human body model is a mature, well-understood ESD model for simulating charge transfer from a person's finger to an electronic component. However, recent industry data indicates that the HBM rarely simulates real-world ESD failures. Latest generation package styles such as mBGAs, SOTs, SC70s, & CSPs with mm-range dimensions are often effectively too small for people to handle with fingers. Even in cases of relatively large components, most high-volume component and board manufacturing uses automated equipment, so humans rarely touch the components. Charged device model can more successfully replicate in-house and customer IC failures at the component level [6].

In the presentation, the fundamentals of ESD, including its mechanisms, standards, protection principles, and testing will first be introduced. This is followed by the exploration and evaluation of ESD protection solutions in emerging Si nanowire, organic, and GaN technologies.

Acknowledgements—This work was supported financially or in-kind by Analog Devices Inc., USA, Intersil Corp., USA, National Semiconductor Corp., USA, National Center for Nanomaterials Technology, Korea, Institute of Microelectronics, Singapore, and Ministry of Education, China.

## REFERENCES

- [1] J. Vinson, G. Croft, J. Bernier, and J. J. Liou, *Electrostatic Discharge Analysis and Design Handbook*, Kluwer Academic Publishers, Boston, 2002.
- [2] J. Vinson and J. J. Liou, "Electrostatic discharge in semiconductor devices: protection techniques," (Invited Paper) *Proceedings of the IEEE*, vol. 88, pp. 1878-1900, Dec. 2000.
- [3] M. Brandt and S. Halperin, "What does ESD really cost?", *Circuits Assembly*

Magazine, June 1, 2003.

[4] W. Liu, J. J. Liou, et al., “Electrostatic discharge (ESD) robustness of Si nanowire field-effect transistors,” *IEEE Electron Device Letters*, vol. 30, pp. 969-971, Sept. 2009.

[5] Z. Liu, J. J. Liou, and J. Vinson, “Novel silicon controlled rectifier for high-voltage ESD applications,” *IEEE Electron Device Letters*, vol. 29, pp. 753-755, July 2008.

[6] Z. Gan, W. Wong, and J. J. Liou, *Semiconductor Process Reliability: in Practice*, McGraw-Hill, New York, 2012.

### **Honor and Awards**


Dr. Liou has been awarded 8 U.S. patents, and has published 10 books, 2 book chapter, more than 260 journal papers (including 16 invited articles), and more than 220 papers (including more than 90 keynote/invited papers) in international and national conference proceedings. He has been awarded over \$12.0 million of research contracts and grants from federal agencies, state government, and industry, and has held consulting positions with research laboratories and companies in the United States, China, Japan, Taiwan, and Singapore.

Dr. Liou was awarded the UCF Pegasus Distinguished Professor in 2009 – the highest honor bestowed to a faculty member at UCF, UCF Distinguished Researcher Award in 1992, 1998, 2002, and 2009, and IEEE Joseph M. Biedenbach Outstanding Engineering Educator Award in 2004. His other honors are Fellow of IEEE, Fellow of IET, and Chang Jiang Endowed Professor of Ministry of Education, China – the highest honorary professorship in China.

Dr. Liou has served as the IEEE EDS Vice-President of Regions/Chapters, IEEE EDS Treasurer, IEEE EDS Finance Committee Chair, Member of IEEE EDS Board of Governors, and Member of IEEE EDS Educational Activities Committee.

## **Plenary Session 3**

**Nov. 20, 11:10-11:50, 2F Room B**



**Dr. Shinji Yuasa**

Director, Spintronics Research Center, National Institute of Advanced Industrial Science and Technology (AIST), Japan

**Presentation Title:** Perspectives on Spintronics and MRAM Technologies

**Authors:** *Shinji Yuasa, Kay Yakushiji, Akio Fukushima, Takayuki Nozaki, Yoichi Shiota, Makoto Konoto, Rie Matsumoto, Hitoshi Kubota, Koji Ando, and Y. Suzuki*

**Abstract:**

This paper presents a review and perspectives on the tunnel magnetoresistance (TMR) effect in magnetic tunnel junction (MTJ) and spin manipulation technologies such as spin-transfer torque (STT) and voltage-induced torque for magnetoresistive random access memory (MRAM) and other novel devices. Major challenges for ultrahigh-density MRAM with perpendicular magnetization and novel functional devices are discussed.

**Education and Professional Experience**

Shinji Yuasa was born in Kanagawa Prefecture (Japan) in 1968. He received B.S. in Physics from Keio University (Yokohama, Japan) in 1991. He received PhD in Physics from Keio University in 1996. After receiving his doctorate, he served as a staff scientist at the Electrotechnical Laboratory (Tsukuba, Japan) where he worked on spin-dependent transport in metallic magnetic multilayers. Since 2001, he has been a staff scientist at the National Institute of Advanced Industrial Science and Technology (AIST), working on the physics and device applications of MTJs. Since 2010, he has been a director of the Spintronics Research Center at AIST. Since 2010, he has been concurrently holding a position of Professor at University of Tsukuba (Tsukuba, Japan). He has published more than 100 peer reviewed papers and has given more than 100 invited talks at international conferences. For his achievement of the giant TMR effect in MgO-based MTJs, he has been awarded or co-awarded 21 prizes, including the Asahi Award in 2007.

## **Research Field**

His research field includes magnetism, magnetic materials, thin films and multilayers, and spintronics. For the last decade, he has been mainly working on tunnel magnetoresistance and spin-transfer torque in magnetic tunnel junctions (MTJs), especially MgO-based MTJs. He is interested in both the basic physics and device applications of MTJs.

## **Contribution to Society**

Shinji Yuasa served as an Editor of Magnetism Society of Japan from 2001 to 2010. He also served as a member of Program Committees for 19th International Colloquium on Magnetic Films and Surfaces (ICMFS 2006), 55th Annual Conference on Magnetism and Magnetic Materials (MMM 2010), and IEEE International Magnetism Conference (Intermag 2011). He was a Vice-chair of Gordon Research Conference on Magnetic Nanostructure 2010 and a member of International Advisory Committee for The IEEE 7th International Symposium on Metallic Multilayers (MML 2010). He is now serving as a Program Co-chair for the 2013 Joint MMM/Intermag Conference, a member of the Advisory Committee for the MMM Conference, and a member of Program Committee for 21st International Colloquium on Magnetic Films and Surfaces (ICMFS 2012). He is an Editor of Applied Physics Express / Jpn. J. Appl. Phys. since 2009. He has also been assigned as the IEEE Distinguished Lecturer for 2012.

## **Recognition**

He has been awarded or co-awarded the following scientific prizes :

- IEEE Distinguished Lecturer for 2012
- Japan Society for the Promotion of Science (JSPS) Prize (2010)
- Tsukuba Prize (2010)
- Inoue Harushige Prize (2009) (together with Canon-Anelva Corp.)
- The Prime Minister Award of Japan (2008) (together with D. D. Djayaprawira and Y. Suzuki)
- Asahi Award (2007) (together with T. Miyazaki)
- IBM Japan Prize (2007)
- Tokyo Techno Forum 21 Gold Medal (2006)
- Marubun Science Prize (2006)
- The Japan Society of Applied Physics (JSAP) Best Paper Award (2005)
- Ichimura Science Prize (2004)
- 10 other prizes.

## Oral Session

Session 1: FinFET (November 20)	
Room A	
Chair: Prof. Jenn-Gwo Hwu, Department of Electrical Engineering, National Taiwan University, Taiwan	
13:30~14:00	<p><b>(Invited) The Experimental Observation of the Dopant Fluctuations in Trigate FinFETs</b></p> <p><i>Steve S Chung</i></p> <p>Department of Electronics Engineering, National Chiao Tung University, Taiwan</p> <p>The random dopant fluctuation is one of the most important issues for the 16nm and beyond CMOS technologies with trigate FinFET structure in terms of the device architecture and manufacturing. This paper will demonstrate the methodology to understand the dopant fluctuation via a purely experimental approach. It will be demonstrated in advanced trigate FinFET devices. The discrete dopant distribution along the channel direction can be determined. Boron clustering effect in nMOSFETs can be reasonably explained which results in a larger <math>V_{th}</math> variation, in comparison to that of pMOSFETs. Moreover, experiments have been extended to the advanced trigate CMOS devices. The sidewall roughness and the LER(Line edge roughness) in trigate have also been examined. This approach provides a good monitor of the quality of 3D gate structure and the random dopant fluctuation (RDF) of advanced trigate devices.</p>
14:00~14:15	<p><b>#1209 Simulation Study of Gate and Fin Line Edge Roughness Effects on 14 nm Inversion-Mode and Junctionless FinFETs</b></p> <p><i>Li-Syun Yang, and Keng-Ming Liu</i></p> <p>Department of Electronical Engineering, National Dong Hwa University, Taiwan</p> <p>In this paper we simulated the gate and fin line edge roughness (LER) effects on the 14 nm inversion-mode (IM) and junctionless (JL) FinFETs. Different rms amplitudes of gate and fin LER were simulated to examine their effects on the device characteristics. The simulation results show that the gate LER effects are more significant than the fin LER effects except the on-state current. We also found that, as far as LER is concerned, JL FinFETs are more</p>

	vulnerable than the IM FinFETs except that the on-state current fluctuation of the IM FinFETs is larger than that of the JL FinFETs.
14:15~14:30	<p><b>#1212 Vertically Stacked Nanowire Transistors Using Low-Temperature Microwave Annealing</b></p> <p><i>Ming-Kun Huang<sup>1</sup>, Wen-Fa Wu<sup>2</sup>, and Chun-Hsing Shih<sup>1</sup></i></p> <p><sup>1</sup>Department of Electrical Engineering, National Chi Nan University, Taiwan  <sup>2</sup>National Nano Device Laboratories, Taiwan</p> <p>Thermal budget is one of the major concerns to fabricate three-dimensional nanowire transistors. This work uses low-temperature microwave annealing to fabricate vertically stacked gate-all-around nanowire transistors. A microwave power of 400% and a processing time of 150s were used in post-implantation annealing to minimize thermal energy while retaining sufficient activation. The vertically stacked nanowire devices show nearly doubled drain currents compared to their non-stacked counterparts.</p>
14:30~14:45	<p><b>#1308 Fabrication and Characterization of Al<sub>2</sub>O<sub>3</sub>/InAs Fin Field-Effect Transistors</b></p> <p><i>Cheng-Hsuan Hsieh<sup>1</sup>, Wei-Jen Hsueh<sup>1</sup> and Jen-Inn Chyi<sup>1,2,3,4,*</sup></i></p> <p><sup>1</sup>Department of Electrical Engineering, National Central University, Taiwan  <sup>2</sup>Optical Sciences Center, National Central University, Taiwan <sup>3</sup>National Applied Research Laboratories, Taiwan <sup>4</sup>Research Center for Applied Science, Academia Sinica, Taiwan</p> <p>Al<sub>2</sub>O<sub>3</sub>/n-InAs Fin Field-Effect Transistors (FinFETs) with gate length of 0.5 <math>\mu\text{m}</math>, source to drain separation of 2 <math>\mu\text{m}</math> and effective fin width of 60 nm are demonstrated in this work. The FinFETs exhibit a maximum drain current density (<math>I_{D\text{max}}</math>) of 119 <math>\mu\text{A}/\mu\text{m}</math>, a maximum transconductance (<math>G_{m\text{max}}</math>) of 77.2 <math>\mu\text{S}/\mu\text{m}</math>, a threshold voltage of -2.37 V, a drain current on-off ratio of 136, and a subthreshold swing of 524 mV/decade.</p>
14:45~15:00	<p><b>#1332 Effect of Channel-Fin Width and Angle on Optimal Characteristic of Trapezoidal-Shaped Bulk FinFET Devices</b></p> <p><i>Li-Wen Chen<sup>1,2</sup> and Yiming Li<sup>1,2,3,*</sup></i></p> <p><sup>1</sup>Parallel and Scientific Computing Laboratory, National Chiao Tung University, Taiwan <sup>2</sup>Institute of Communications Engineering, National Chiao Tung University, Taiwan <sup>3</sup>Department of Electrical and Computer Engineering, National Chiao Tung University, Taiwan</p> <p>In this work, we study the 16-nm-gate trapezoidal HKMG bulk FinFET devices and its implication on static random access memory</p>

	(SRAM) cell. Electrical characteristic, short channel effect, and transfer property are assessed considering different silicon fin thickness and angle employed a calibrated 3D device-circuit coupled simulation technique. To meet the given specification: the subthreshold swing (SS) < 72 mV/dec, the drain induced barrier lowering (DIBL) < 65 mV/V, and static noise margin (SNM) of 6-T SRAM > 85 mV, optimal critical angles of channel fin: 90°, 80°, and 76° are found for the fin widths: 16, 12, and 8 nm, respectively.
--	--

Session 2: Solar Cell I (November 20)	
Room B	
Chair: Wei-Sheng Liu, Department of Photonics Engineering, Yuan Ze University, Taiwan	
13:30~14:00	<p><b>(Invited) Semiconductor Nanostructures for Solar Cells</b></p> <p><i>Ching-Fuh Lin, Hong-Jhang Syu, and Thiyaagu Subramani</i></p> <p>Director of i-PARC and Professor of GIPO, GIEE, &amp; EE Dept., National Taiwan University</p> <p>Solar energy is one of the good choices to replace conventional fossil energies due to its abundance. However, the limited solar intensity leads to a need of huge areas to harvest sufficient sunlight. Therefore, low cost and high productivity are very important for photovoltaics. Here we report the low-cost approaches to fabricate semiconductor nanostructures for solar cells. First, we use organic materials for light absorption and combine them with ZnO nanorods that are grown using solution process. This platform with ZnO nanorods can lead to PCE of more than 7 % for several organic polymers. The best one is over 8%. Second, Si nanowires are combined with the organic materials to form p-n junction. The fabrication can also be fabricated using low-cost solution processes. The device so far demonstrated PCE near 13 %. We also developed a technique based on chemical etching nano-structures to form very thin single-crystal Si films. The thickness could be from around 5 <math>\mu\text{m}</math> to 20 <math>\mu\text{m}</math>. The rest of the Si wafer can be reused to form more single crystalline Si thin films, so the material cost can be reduced to only 1/10 or less. Details will be discussed.</p>
14:00~14:15	<p><b>#1134 Fabrication of Deformed TiO<sub>2</sub> Aggregate and Application as Photoanode in Dye Sensitized Solar Cells</b></p> <p><i>Kuo-Che Tseng<sup>1</sup>, Hsueh-Tao Chou<sup>1</sup>, Ho-Chun Hsu<sup>2</sup></i></p>

	<p><sup>1</sup>Department of Electronic Engineering, National Yunlin University of Science and Technology, Taiwan <sup>2</sup>Graduate School of Engineering Science and Technology, National Yunlin University of Science and Technology, Taiwan.</p> <p>The deformed TiO<sub>2</sub> aggregate was synthesized by two-step method with tri-block copolymer as template. The photovoltaic properties of deformed TiO<sub>2</sub> aggregate as photoanode in dye-sensitized solar cells (DSSCs) were investigated. The photoanode of deformed TiO<sub>2</sub> aggregate possesses enhanced light harvesting and a larger amount of dye loading. An overall conversion efficiency of deformed TiO<sub>2</sub> aggregate as photoanode is 2.64% under illumination of simulated AM 1.5G solar light (100 mWcm<sup>-2</sup>). However, the efficiency is lower than the P25 nanoparticles as photoanode (3.1%). The electrochemical impedance spectroscopy (EIS) was performed to investigate electronic processes in DSSCs, and the results showed that deformed TiO<sub>2</sub> aggregate possesses a lot of grain boundaries to hinder the electron transport.</p>
14:15~14:30	<p><b>#1213 P-layer Properties on the Performance of a-Si:H p-i-n Solar Cells</b></p> <p><i>Yo-Jin Yang, Yeu-Long Jiang*, and Yi-Chih Kuo</i></p> <p>Graduate Institute of Optoelectronic Engineering and Department of Electrical Engineering, National Chung Hsing University, Taiwan</p> <p>Various p-layers of hydrogenated amorphous silicon (a-Si:H) p-i-n solar cells were fabricated by plasma-enhanced chemical vapor deposition (PECVD) to investigate the effects of the bandgap (<math>E_g</math>), the activation energy (<math>E_a</math>) of p-layer and the double p-layers structure on the performance of solar cells. Increasing the methane gas flow ratio (<math>C_x</math>) could raise the <math>E_g</math> of p-layer, resulting in the decrease of the light absorption in p-layer, and generating more electron-hole pairs in the i-layer. The open-circuit voltage (<math>V_{oc}</math>) and the short-circuit current density (<math>J_{sc}</math>) were increased. However, high bandgap offset at the p/i interface and high energy barrier at the TCO/p interface increased the series resistance (<math>R_s</math>), and reduced the fill factor (FF). Modulation the methane and diborane gas flow ratio (<math>C_x(B_y)</math>) to obtain the p- layers with the same <math>E_g</math> but change their <math>E_a</math>, the results showed that low <math>E_a</math> reduced the <math>R_s</math>, resulting in the increase of FF. Adding a low-<math>E_g</math> (<math>P_L</math>) p-layer between the TCO and a high-<math>E_g</math> (<math>P_H</math>) p-layer to form a double p-layers could increase the</p>



	conductivity and reduce $R_s$ , resulting in increase of FF and the efficiency ( $\eta$ ) of a-Si:H p-i-n solar cells.
14:30~14:45	<p><b>#1310 Medium Bandgap Conjugated Polymer Merging a Fluorinated Quinoxaline Moiety for Efficient and Air-Stable Solar Cells</b></p> <p><i>Wei-Hsuan Tseng<sup>1</sup>, Jung-Hung Chang<sup>1</sup>, Yun-Chen Chien<sup>2</sup>, Chih-I Wu<sup>1*</sup></i></p> <p><sup>1</sup>Department of Electrical Engineering and Graduate Institute of Electrooptical Engineering, National Taiwan University, Taiwan, <sup>2</sup>Department of Chemistry, National Taiwan University, Taiwan.</p> <p>A new medium-bandgap conjugated copolymer comprising a rigidly fused benzo[1,2-b:4,5-b']- dithiophene (BDT) unit and a fluorinated quinoxaline moiety through a thiophene <math>\pi</math>-spacer has been rationally designed and synthesized by Stille coupling polymerization and thoroughly evaluated for use as a donor material in bulk- heterojunction polymer solar cells (BHJ PSCs). A comprehensive study of the structure-function relationship in the PSCs was also explored. The PDBTQEH copolymer exhibits good solubility in a wide range of organic solvents and has a high hole mobility. Introduction of highly electronegative fluorine atoms to quinoxaline moiety further lowers both the highest occupied molecular orbital (HOMO) and the lowest unoccupied molecular orbital (LUMO) energy levels of polymer, which is beneficial for attaining higher open-circuit voltage (<math>V_{oc}</math>) and long-term stability. The inverted device demonstrates outstanding air stability; without any capsulation, the solar efficiency of the device remains above 74% of the original value after storage in air for 1000 h.</p>
14:45~15:00	<p><b>#1363 Development of High-Efficiency Co-Evaporated CIGS Photovoltaic Devices</b></p> <p><i>Chia-Hua Huang*, Chun-Ping Lin, and Yueh-Lin Jan</i></p> <p>Department of Electrical Engineering, National Dong Hwa University, Taiwan</p> <p>The Cu(In,Ga)Se<sub>2</sub> (CIGS) films were prepared by using a thermal evaporation system equipped with four Knudsen-type effusion cells and an electron impact emission spectroscopy (EIES) system. The evaporation process of the single-stage process with the optimized element flux rates and deposition temperatures as well as the three-stage process were employed for the deposition of CIGS films. Both the element flux rates and the deposition temperatures had critical impacts on the characteristics of CIGS films. Furthermore,</p>

	the deposition parameters of the three-stage process were fine tuned for improvement of junction quality and carrier collection of CIGS photovoltaic devices. The properties of the as-prepared CIGS films were investigated. The conversion efficiency of over 17% has been achieved for the fabricated CIGS photovoltaic devices.
--	---

Session 3: Compound Semiconductor I (November 20)	
Room C	
Chair: Prof. Meng-Chyi Wu, Department of Electrical Engineering & Institute of Electronic Engineering, National Tsing Hua University, Taiwan	
13:30~14:00	<p><b>(Invited) Opto/electromechanical resonators based on GaAs/AlGaAs heterostructures</b></p> <p><i>Hiroshi Yamaguchi, Daiki Hatanaka, Imran Mahboob, and Hajime Okamoto</i> NTT Basic Research Laboratories, NTT Corporation, Japan</p> <p>We will review our recent activities on GaAs/AlGaAs opto/electromechanical resonators. Carrier-mediated optomechanical experiments, including mechanical spectroscopy and thermo-mechanical amplification are presented. We also describe on-chip nonlinear phononic experiments. As the examples, phonon lasing operation and phonon propagation switching are both demonstrated.</p>
14:00~14:15	<p><b>#1178 Effect of focused ion beam imaging on the crystallinity of InAs</b></p> <p><i>Tien-Hao Huang<sup>1</sup>, Wei-Chieh Chen<sup>1</sup>, Kuan-Chao Chen<sup>2</sup>, and Hao-Hsiung Lin<sup>1, 2, 3*</sup></i></p> <p><sup>1</sup>Graduate Institute of Photonics Optoelectronics, National Taiwan University, Taiwan, <sup>2</sup>Graduate Institute of Electronics Engineering, National Taiwan University, Taiwan, <sup>3</sup>Department of Electrical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taiwan</p> <p>A board band between 220 and 240 cm<sup>-1</sup>, induced by Ga<sup>+</sup> focused ion beam imaging process, has been observed in Raman spectra of InAs. We used spatial correlation model to fit the spectra. The fitting gives a correlation length of ~30Å, implying a severe damage in the surface of InAs.</p>
14:15~14:30	<p><b>#1197 Large-Grain Ge-on-Insulator Structure by Rapid-Melting Growth of a-GeSn</b></p> <p><i>Y. Kai<sup>1*</sup>, R. Matsumura<sup>1,2</sup>, H. Chikita<sup>1</sup>, T. Sadoh<sup>1</sup>, and M. Miyao<sup>1</sup></i></p> <p><sup>1</sup>Department of Electronics, Kyushu University, Japan, <sup>2</sup>JSPS Reserch Fellow,</p>

	<p>Kojimachi, Japan</p> <p>To realize next generation thin-film-transistors, seedless rapid-melting growth of Ge on insulator is investigated. By rapid-thermal annealing of amorphous GeSn layers on insulating substrates at a temperature between the solidification point and the melting point, GeSn layers melt partially, which generates some solid nuclei as residue. Once cooling starts, liquid-phase epitaxial growth occurs from these nuclei, which results in growth of large-grain crystals. Since segregation coefficient of Sn in Ge is very small (<math>\sim 0.02</math>), almost all Sn atoms segregate at edges of the grown regions. As a result, large-grain pure Ge crystals are achieved on insulating substrates.</p>
14:30~14:45	<p><b>#1243 Demonstrating High-Performance a-InGaZnO Inverter at Room temperature for BEOL Applications</b></p> <p><i>Li-Jen Chi*, Yu-Hong Chang, and Tuo-Hung Hou</i></p> <p>Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan</p> <p>We have successfully fabricated a low-voltage, full-swing enhancement mode-load inverter with a voltage gain close to the ideal value using a-IGZO TFTs fabricated at room temperature. Furthermore, we have also successfully fabricated a low-voltage, full-swing depletion mode-load inverter with a voltage gain up to 40 by demonstrating a depletion-mode a-IGZO TFT fabricated at room temperature. Because of the room-temperature process, they can be easily integrated into the logic BEOL process for SOC to maximize circuit density and functionality.</p>
14:45~15:00	<p><b>#1345 NbO<sub>x</sub>-LAPS and TER for MDCK-E cell culture monitoring</b></p> <p><i>Chen-Ting Yeh<sup>1</sup>, Chia-Ming Yang<sup>1,2,3,4,*</sup>, Shun-Fu Tseng<sup>5</sup>, Tsung-Ru Wu<sup>5</sup>, Hsin-Chih Lai<sup>5</sup>, Chao-Sung Lai<sup>2,3,4</sup>, Wei-Chun Chin<sup>6</sup>, Chih-Hong Lo<sup>7</sup>, Tsann-Long Hwang<sup>7</sup></i></p> <p><sup>1</sup>Department of Electronic Engineering, Chang Gung University, Taiwan <sup>2</sup>Institute of Electro-Optical Engineering, Chang Gung University, Taiwan <sup>3</sup>Center for Biomedical Engineering, Chang Gung University, Taiwan <sup>4</sup>Healthy Aging Research Center, Chang Gung University, Taiwan <sup>5</sup>Department of Medical Biotechnology and Laboratory Science, Chang Gung University, Taiwan <sup>6</sup>school of Engineering, University of California, Merced, US <sup>7</sup>Department of General Surgery, Chang Gung Memorial Hospital at Linkou</p>

	<p>Cell culture progress based on LAPS is presented. A high-dielectric constant material, niobium oxide, was used as the sensing membrane in LAPS. A PDMS well was encapsulated on NbO<sub>x</sub> surface to culture MDCK-E cells. Results of TER and LAPS measurements both support for the cell culture progress by days, which could be used in drug and toxicity effect testing in the future.</p>
--	---

Session 4: Circuit & Simulation (November 20)	
Room D	
Chair: Prof. Chen-Hsin Lien, Department of Electrical Engineering & Institute of Electronic Engineering, National Tsing Hua University, Taiwan	
13:30~14:00	<p><b>(Invited) High holding voltage SCR devices design for high voltage ESD protection</b></p> <p><i>Zhiwei Liu<sup>1</sup>, Juin J. Liou<sup>2</sup>, Jizhi Liu<sup>1</sup> and Ze Jia<sup>1</sup></i></p> <p><sup>1</sup>School of Microelectronics and Solid-State Electronics, University of Electronics Science and Technology of China, China <sup>2</sup>School of EECS, University of Central Florida, USA</p> <p>Electrostatic discharge (ESD) protection for high voltage integrated circuit is challenging due to the requirements of high holding voltage to minimize the risk of ESD-induced latchup and electrical overstress. A high holding voltage can be realized by reducing the emitter injection efficiency of the parasitic BJTs in a SCR device, and it can be accomplished by using a segmented emitter topology. Several type SCR devices with different segmentation pattern and ratio are developed. Experimental data show that the new SCR can possess a holding voltage that is larger than 40V.</p>
14:00~14:15	<p><b>#1083 Dual-Directional Silicon-Controlled Rectifier Device for ESD Protection in Biomedical Integrated Circuits</b></p> <p><i>Chun-Yu Lin<sup>1,2</sup> and Yan-Lian Chiu<sup>1</sup></i></p> <p><sup>1</sup>Department of Electrical Engineering, National Taiwan Normal University, Taiwan <sup>2</sup>Biomedical Electronics Translational Research Center, National Chiao Tung University, Taiwan</p> <p>To protect the biomedical integrated circuits in CMOS process from electrostatic discharge (ESD) damage, a novel ESD protection device was proposed in this work.</p>
14:15~14:30	<p><b>#1154 Low Voltage and Low Power VCO with Dual-Body-Bias Technique</b></p> <p><i>Meng-Ting Hsu<sup>1</sup>, An-Cheng Ou<sup>2</sup>, Ruei-wun Jhong<sup>3</sup></i></p>

	<p>Microwave Communication and Radio Frequency Integrated Circuit Lab, Department and Institute of Electronic Engineering, National Yunlin University of Science and Technology, Taiwan</p> <p>This paper presents a low voltage, low power voltage-controlled oscillator (VCO) with dual-body-bias technique. The VCO exhibits a measured tuning range of 13.9%. Operating at a low supply voltage of 0.45 V, the core circuit of proposed VCO consumes a low total dc power of 1.04 mW. In this bias condition, the measured average value of phase noise for all frequency ranges is -107.5 dBc/Hz at 1 MHz offset from the carriers.</p>
14:30~14:45	<p><b>#1343 The Influence of the Bonding Wire for the Die-Attach Plate on the CDM ESD Robustness of the Packaged IC Chip</b></p> <p><i>Tzu-Cheng Kao<sup>1,3</sup>, Jian-Hsing Lee<sup>2</sup>, Chen-Hsin Lien<sup>1</sup>, Kuang-Cheng Tai<sup>3</sup> and Hung-Der Su<sup>3</sup></i></p> <p><sup>1</sup>Institute of Electronics Engineering, National Tsing Hua University, Taiwan  <sup>2</sup>GlobalFoundries Inc., USA <sup>3</sup>Richtek Technology Corporation, Taiwan</p> <p>From the experimental measurements, the largest capacitance for a packaged IC chip comes from the capacitor <math>C_{SUB}</math>, which exists between the die-attach plate and the metal bus line. It is also found that adding a bonding wire between the die-attach plate and the Vss pin to form a parallel LC resonance circuit can significantly improve the CDM ESD robustness of the packaged IC chip.</p>
14:45~15:00	<p><b>#1350 Charging Effect on Gate-Protected Transistors - A Simulation Study</b></p> <p><i>Wallace Lin</i></p> <p>National Chiao-Tung University, Taiwan</p> <p>A simulation study was performed on PMOS transistor charging effect when gate of the transistor is protected. The study concludes that diode protection at transistor gate may not always work as expected. Extra care may be required when one exercises such protection practice in the design of circuits or test structures.</p>

Session 5: Novel Device I (November 20)	
Room E	
Chair: Prof. Huang-Chung Cheng, Department of Electronics Engineering, National Chiao-Tung University, Taiwan	
13:30~14:00	<b>(Invited) Developing a Post-Moore Collaborative Technology Platform for Emerging Device Deployment</b>

	<p><i>Lining Zhang* and Mansun Chan</i></p> <p>Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong</p> <p>Due to the emergence of a larger number of new devices with different structure, material and operation mechanisms, evaluation and comparison between them become difficult. To address the need to evaluate the performance of many non-conventional devices in practical applications, a collaborative platform to bridge technology to applications has been developed to create a new eco-system for evaluating new device technologies and accelerating their deployment. The function of the platform as well as the pathway to shorten technology transfer from individual devices to practical circuit in the post-Moore era will be discussed.</p>
14:00~14:15	<p><b>#1147 Size Tunable Strain for Germanium Quantum Dots Embedded within SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub></b></p> <p><i>P. H. Liao<sup>1</sup>, T. C. Hsu<sup>1</sup>, K. H. Chen<sup>1</sup>, T. H. Cheng<sup>2</sup>, T. M. Hsu<sup>2</sup>, and P. W. Li<sup>1</sup></i></p> <p><sup>1</sup>Department of Electrical Engineering, National Central University, Taiwan  <sup>2</sup>Department of Physics, National Central University, Taiwan</p> <p>Spherical Ge quantum dots (QDs) of desire sizes and locations within the Si-containing layers has been demonstrated using thermal oxidation of SiGe nanopillars over buffer layer of Si<sub>3</sub>N<sub>4</sub> and SiO<sub>2</sub> on the Si substrate. Very large (as much as 4%), size-dependent compressive and tensile strain are observed for the QD embedded in Si<sub>3</sub>N<sub>4</sub> and SiO<sub>2</sub>, respectively. Furthermore, the compressive strain on the Ge QD are confirmed by high resolution transmission electron microscopy (HR-TEM) and Fast-Fourier transforming (FFT). Finally decrease in temperature makes the peak energy, asymmetry, and Gruneisen parameter all appear to have an inverse dependence on the QD size, suggesting that compressive strain, anharmonic effect, and elastic modulus of Ge QDs are enhanced for small QDs.</p>
14:15~14:30	<p><b>#1274 Gate Leakage Current Suppression and Reliability Improvement for Ultra-Low EOT Ge MOS Devices by Suitable HfAlO/HfON Thickness Stack and Sintering Temperature</b></p> <p><i>Yan-Lin Li, Kuei-Shu Chang-Liao, Shih-Han Yi, Chen-Chien Li, Wei-Fong Chi, and Li-Jung Liu</i></p> <p>Department of Engineering and System Science, National Tsing Hua University, Taiwan</p> <p>Ultra-low effective oxide thickness (EOT) Ge MOS devices with</p>

	<p>different HfAlO/HfON stacks and sintering temperatures are investigated in this work. The suppression of gate leakage current and improvement of reliability properties can be achieved by either stacked gate dielectrics or a low sintering temperature. Especially, the qualities of interface and high-k gate dielectric for Ge devices are significantly improved through a low sintering temperature. A 0.5 nm HfAlO/ 2.5 nm HfON gate stack and a sintering temperature at 350°C are the suitable conditions to achieve low EOT, gate leakage, and good reliability for Ge MOS devices.</p>
14:30~14:45	<p><b>#1316 Ammonia sensing characterization on monolayer graphene/Au electrode by thickness and spacing effect</b></p> <p><i>Tsung-Cheng Chen<sup>1</sup>, Lin Wei-Tse<sup>1</sup>, Hui-Ling Liu<sup>1</sup>, Ming-che Hsiao<sup>1</sup>, Kuan-I Ho<sup>1</sup>, Meng-Chin Su<sup>1</sup>, Ming-Yang Shih<sup>1</sup>, Chia-Ming Yang<sup>1,2,3,4*</sup> and Chao-Sung Lai<sup>1,3, 4*</sup></i></p> <p><sup>1</sup>Department of Electronic Engineering, Chang Gung University, Taiwan <sup>2</sup>Institute of Electro-Optical Engineering, Chang Gung University, Taiwan <sup>3</sup>Healthy Aging Research Center, Chang Gung University, Taiwan <sup>4</sup>Center for Biomedical Engineering, Chang Gung University, Taiwan</p> <p>Ammonia gas sensor was fabrication by monolayer CVD graphene transferred to the interdigitated Au electrode. Electrode spacing and thickness was modified to get a higher response for different ammonia concentration at room temperature. The best ammonia gas sensing performance in this study is Au electrode with thickness and spacing of 120nm and 200um, respectively Ammonia sensing performance improvements could be explained by the bending of graphene and following more binding sites, which could be supported by the Raman mapping results.</p>
14:45~15:00	<p><b>#1342 Effects of Illumination on Interface Properties of Al/SiO<sub>2</sub>/n-SiC MOS Structure</b></p> <p><i>Po-Kai Chang and Jenn-Gwo Hwu</i></p> <p>Graduate Institute of Electronics Engineering, National Taiwan University, Taiwan</p> <p>Electron injection from the gate is the main component of gate current at negative bias concerning the Al/SiO<sub>2</sub>/n-SiC structure. While the n-type 4H-SiC MOS capacitor is illuminated by tungsten lamp, deep acceptor-like interface states may capture electrons from the valence band, which can block the gate-injected electrons from tunneling through the interface states and give rise to the decrease of gate current. On the contrary, the gate current at negative bias</p>

	increases under UV irradiation, however. Then the current drops off even less than the value of dark condition after the UV light is switched off, and gets back to the previous current level by degrees. This represents that trapping of electrons at the interface ought to cause the reduction of gate current at negative bias.
--	---

Session 6: TFT I (November 20)	
Room A	
Chair: Prof. Steve S. Chung, Department of Electronics Engineering, National Chiao Tung University, Taiwan	
15:30~16:00	<p><b>(Invited) Suppress Dynamic Hot Carrier Degradation in Four-terminal Poly-Si Thin Film Transistors</b></p> <p><i>Mingxiang Wang*</i>, Huaisheng Wang, Dongli Zhang</p> <p>Department of Microelectronics, Soochow Univ., China</p> <p>Poly-Si TFTs in operation are commonly subjected to the dynamic hot carrier (HC) effect which causes severe device degradation. To suppress dynamic HC induced degradation, four-terminal TFT structure with an added substrate electrode as a carrier injector was proposed. During the pulse transition, carriers will be injected into the channel and diffuse further to the channel-to- source/drain junction. The non-equilibrium state in the depletion region of the junction is suppressed, reducing the dynamic HC effect. The suppression of the degradation is more effective for higher carrier injection level and shorter carrier transport distance.</p>
16:00~16:15	<p><b>#1129 Fabrication of Sub-100nm N-Type Junctionless Thin-Film Transistors with a Poly-Si Nanowire Channel</b></p> <p><i>Liang-Hsu Chien<sup>1</sup>, Chin-I Kuan<sup>1</sup>, Ting-Ting Wen<sup>2</sup>, Horng-Chih Lin<sup>1,2,3</sup>, and Tiao-Yuan Huang<sup>1</sup></i></p> <p><sup>1</sup>Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University <sup>2</sup>Nano Facility Center, National Chiao Tung University, Taiwan <sup>3</sup>National Nano Device Labs, Taiwan</p> <p>In this study, based solely on I line-based lithography, we fabricated and characterized sub-100nm N-Type junctionless thin-film transistors (TFTs) with a phosphorus-doped poly-Si nanowire (NW) channel. By utilizing the sidewall spacer etching and PR trimming techniques, junctionless poly-Si devices with channel length down to 91 nm and width to 28 nm have been fabricated. Well-behaved device characteristics demonstrate the</p>



	feasibility of this method for the academic studies on nano-scale devices.
16:15~16:30	<p><b>#1156 The Time Response for the Amorphous In-Ga-Zn-O Thin Film Transistor under Multiple-Pulsed Illumination Stress</b></p> <p><i>Chun-Yi Chang<sup>1</sup>, and Ya-Hsiang Tai<sup>2</sup></i></p> <p><sup>1</sup>Department of Photonics &amp; Institute of Electro-Optical Engineering, National Chiao Tung University, Taiwan <sup>2</sup> Department of Photonics &amp; Institute of Display, National Chiao Tung University, Taiwan</p> <p>In this paper, we studied the time response to the multiple-pulse illumination and found that it can be fitted by the formula and parameters. Based on the analysis, the time response to the multiple-pulse illumination can also be depicted by the same formula and parameters as those to the single pulse of light. It reveals the possibility to use the proposed formula in the more complicated illumination cases, which is important in the development of transparent electronics using a-IGZO TFT.</p>
16:30~16:45	<p><b>#1185 Bis-Amino-Silane-Plasma-Deposited Organic-Inorganic-Hybrid Materials as Gate Dielectrics for ZnO Thin-Film Transistors</b></p> <p><i>Chen-Hsuan Wen, Yun-Shiuan Li, and I-Chun Cheng*</i></p> <p>Graduate Institute of Photonics and Optoelectronics, National Taiwan University, Taiwan</p> <p>Material properties of organic-inorganic-hybrid materials deposited from bis-amino-silane with oxidants using plasma-enhanced chemical vapor deposition (PECVD) were investigated. Films are more inorganic-like when deposited at a higher oxidant dilution ratio. The deposited films were then used as the gate dielectrics for ZnO thin-film transistors. The best achieved device exhibits an on-off current ratio of <math>&gt;10^6</math>, threshold voltage of 3 V, and subthreshold swing of 0.48 V/decade. Under a positive gate bias voltage of 10 V, a threshold voltage shift of 0.8 V was observed after 1000 s stressing time.</p>
16:45~17:00	<p><b>#1289 Poly-Si TFTs with Bridged-Grain Channels Fabricated Using Nanoimprint Lithography</b></p> <p><i>Pin Tun Huang, Syuan Shih, and Henry J. H. Chen*</i></p> <p>Department of Electrical Engineering, National Chi Nan University, Taiwan</p> <p>This work addresses on the characteristics of polycrystalline-silicon (poly-Si) thin-film-transistor (TFTs) with</p>

	<p>bridged-grain channels fabricated using nanoimprint lithography. The bridged-grain regions in channel were fabricated by ion implantation through the grating PMMA mask, patterned with thermal nanoimprint lithography. The bridged-grain poly-Si TFTs show lower threshold voltage, higher ON/OFF ratio, better subthreshold swing, higher field-effective mobility, and higher drain current than that with a conventional channel. This technique can be utilized to fabricate high-performance poly-Si TFTs at low cost.</p>
--	--

Session 7: LED (November 20)	
Room B	
Chair: Prof. Chao Sung Lai, Department of Electronic Engineering, Chang Gung University, Taiwan	
15:30~16:00	<p><b>(Invited) Exploring the humidity effect on the reliability of high power LEDs</b></p> <p><i><u>Cher Ming Tan</u><sup>*</sup> and Preetpal Singh</i></p> <p>Chang Gung University, Taiwan</p> <p>As the applications of high power LEDs are extending to outdoor, humidity effect on the reliability of LEDs become important. The impact of humidity on LEDs' reliability has been studied by the first author and their summaries will be presented in this work. In addition, simulation methodology is also recently developed and will be shown so that our understanding of the reliability impact on LEDs' reliability can be enhanced.</p>
16:00~16:15	<p><b>#1115 Simple White Light-Emitting Diode Utilizing Separated Color Conversion Layer</b></p> <p><i>Ying-Nan Lai<sup>1</sup>, Wen-Feng Lai<sup>1</sup>, Wei-Chou Hsu<sup>1,*</sup>, and Ching-Shung Lee<sup>2</sup></i></p> <p><sup>1</sup>Institute of Microelectronics, Department of Electrical Engineering, and Advanced Optoelectronic Technology Center, National Cheng Kung University, Taiwan <sup>2</sup>Department of Electronic Engineering, Feng Chia University, Taiwan</p> <p>We first demonstrated simple WOLED architectures utilizing blue-emission OLED and down-conversion CCL which fabricated onto the separated glass substrate. The EL spectrum of the studied WOLEDs indicates the good chromatic stability in white-emission under low and high voltage operation, which is similar to the reported results for conventional WOLEDs with CCL. Furthermore, using CCL consists of green- and red-emission materials to produce triple-wavelength white-emission and hence CRI of WOLEDs can</p>

	be improved significantly.
16:15~16:30	<p><b>#1257 Optimizing Graded Structures in Blue LEDs by Doping TiO<sub>2</sub> Nanoparticles into Silicone Encapsulation</b></p> <p><i>Pin-Chao Wang<sup>1</sup>, Chun-Liang Lin<sup>2</sup>, Yan-Kuin Su<sup>1,3</sup>, Pei-Ching Chien<sup>3</sup> and Guan-Syun Huang<sup>2</sup></i></p> <p><sup>1</sup>Institute of Microelectronics, Department of Electrical Engineering and Advanced Optoelectronic Technology Center, National Cheng-Kung University, Taiwan <sup>2</sup>Department of Electrical Engineering, Department of Electro-Optical Engineering and Nano Technology Research and Development Center, Kun-Shan University, Taiwan <sup>3</sup>Department of Electrical Engineering, Kun-Shan University, Taiwan</p> <p>This study uniformly doped silicone encapsulation with titanium oxide (TiO<sub>2</sub>) nanoparticles (NPs) with high refractive index, and analyzed the photo and thermal characteristics. When adding 0.02 wt% of TiO<sub>2</sub> to the silicone encapsulation and injecting the silicone on the blue LED chip, the blue LED achieved an increased light extraction efficiency of 5.3% and a reduced junction temperature of 10.9 °C. These improvements were attributed to the increased silicone refractive index, enhanced light scattering ability, and reduced total internal reflection of the LED chip/silicone/air interfaces, which increased light extraction efficiency and reduced thermal accumulation in the packaging.</p>
16:30~16:45	<p><b>#1261 Improving the Color Rendering Indices of Hybrid Phosphor Structure in Warm White Light-emitting Diodes</b></p> <p><i>Wei-Syuan Wang<sup>1</sup>, Chun-Liang Lin<sup>1*</sup>, Bo-Rong Chen<sup>1</sup>, Pin-Chao Wang<sup>2</sup>, and Yan-Kuin Su<sup>2,3</sup></i></p> <p><sup>1</sup>Department of Electro-Optical Engineering and Nano Technology Research and Development Center, Kun-Shan University, Taiwan <sup>2</sup>Institute of Microelectronics, Department of Electrical Engineering, and Advanced Optoelectronic Technology Center, National Cheng Kung University, Taiwan <sup>3</sup>Department of Electrical Engineering, Kun-Shan University, Taiwan</p> <p>A novel, white light-emitting diode (WLED) packaging structure with improved quality is presented in this paper. Four WLED profiles were compared, namely, dispensing yellow phosphor (LED I), coating yellow phosphor layer (LED II), dispensing yellow and red phosphor (LED III), and yellow–red hybrid phosphor structures (LED IV). Experimental results reveal that the color rendering index (CRI) and special R9 of LED IV were 86 and 51, respectively,</p>

	which were higher than those of LED III. High-efficiency and high-CRI hybrid phosphor package WLEDs provide an appropriate solution for general lighting.
16:45~17:00	<p><b>#1283 Effects of SiO<sub>2</sub>-doped silicone encapsulation material on the photothermal performance of blue LEDs</b></p> <p><i>Bo-Rong Chen<sup>1</sup>, Chun-Liang Lin<sup>1*</sup>, Wei-Syuan Wang<sup>1</sup>, Pin-Chao Wang<sup>2</sup> and Yan-Kuin Su<sup>2,3</sup></i></p> <p><sup>1</sup>Department of Electro-Optical Engineering and Nano Technology Research and Development Center, Kun-Shan University, Taiwan <sup>2</sup>Institute of Microelectronics, Department of Electrical Engineering, and Advanced Optoelectronic Technology Center, National Cheng Kung University, Taiwan <sup>3</sup>Department of Electrical Engineering, Kun-Shan University, Taiwan</p> <p>SiO<sub>2</sub> nanoparticles (NPs) with a size of 80 nm were doped in an encapsulation silicone to increase the SiO<sub>2</sub> nanoparticles (NPs) with a size of 80 nm were doped in an encapsulation silicone to increase the light extraction efficiency of the GaN-based blue light-emitting diodes (LEDs). Two silicones with different refractive indices were used. The optical output powers of the LEDs with and without doping SiO<sub>2</sub> were compared to determine the optimal concentration of SiO<sub>2</sub> in silicone. Results show that the optical output power of LEDs with doping SiO<sub>2</sub> in phenyl silicone was improved by 4.15%. The junction temperature of the LEDs also decreased by 8°C compared with that of a conventional LED. Therefore, doping SiO<sub>2</sub> NPs at suitable proportions in an encapsulation silicone can enhance the light extraction efficiency of LEDs.</p>

Session 8: Novel Device II (November 20)	
Room C	
Chair: Prof. Kuan-Neng Chen, Department of Electronics Engineering, National Chiao Tung University, Taiwan	
15:30~16:00	<p><b>(Invited) Junction Engineering of Tunnel FETs for Steep Switching and Improved Noise Behavior</b></p> <p><i>Ru Huang*, Qianqian Huang, Chunlei Wu, Cheng Chen, Jiaxing Wang, Lingyi Guo and Yangyuan Wang</i></p> <p>Key Laboratory of Microelectronic Devices and Circuits of Ministry of Education, Institute of Microelectronics, Peking University, China</p> <p>The tunnel FET (TFET), which can theoretically get steep subthreshold swing (SS) and low off-current I<sub>OFF</sub>, shows great</p>

	<p>potentials for ultra-low power applications. However, it is difficult to form abrupt doping profile in the experiments for sharp band bending, resulting in relatively large SS of experimental demonstrations than expectations. In this talk a kind of junction-engineered TFET will be presented, with equivalently abrupt doping profile achieved by a kind of self depletion effect, rather than advanced junction technology. The fabricated device exhibits very small subthreshold swing and good saturation behavior for output characteristics. Furthermore, the noise spread behavior can also be effectively alleviated in this kind of newly-proposed device with lower noise level. The low frequency noise mechanism of TFETs is discussed as well, which is helpful for further understanding and optimized design of TFET devices and circuits.</p>
16:00~16:15	<p><b>#1094 Heterogeneous Integration of Si/GaAs Wafer-Level Polyimide Bonding</b></p> <p><i>Cheng-Hsien Lu, Yao-Jen Chang, Yu-Sheng Hsieh, Chuan-An Cheng and Kuan-Neng Chen*</i></p> <p>Department of Electronics Engineering, National Chiao Tung University, Taiwan</p> <p>To achieve the high performance and small form factor intelligent product, heterogeneous integration has become more and more significant in recent years. Different function devices with different substrates can be fabricated and optimized separately, and then integrated by the stacking technology. This work demonstrates 4-inch Si to 2-inch GaAs heterogeneous wafer-level bonding. Since CTE mismatch between different substrates is the main concern for stacking, polyimide with good mechanical elongation is chosen as the bonding media which can release the stress during the bonding process and has good thermal stability. Void-free wafer-level bonded results are achieved, and good bond strength is demonstrated as well by the reliability tests.</p>
16:15~16:30	<p><b>#1106 A Self-aligned Ge/SiO<sub>2</sub>/Si<sub>0.5</sub>Ge<sub>0.5</sub> Gate-stacking Heterostructure Generated in A Single Fabrication Step</b></p> <p>Wei-Ting Lai<sup>1</sup>, Kuo-Ching Yang<sup>1</sup>, Ting-Chia Hsu<sup>1</sup>, Po-Hsiang Liao<sup>1</sup>, Thomas George<sup>2</sup>, and Pei-Wen Li<sup>1</sup></p> <p><sup>1</sup>Department of Electrical Engineering, National Central University, Taiwan  <sup>2</sup>Private Consultant, La Canada, USA</p> <p>We demonstrated a unique approach to generate a self-aligned gate-stacking heterostructure of Ge-quantum dot</p>

	<p>(QD)/SiO<sub>2</sub>/SiGe-shell on Si in a single fabrication step for Ge metal-oxide-semiconductor (MOS) devices, using selective oxidation of SiGe nano-pillars over a Si<sub>3</sub>N<sub>4</sub> buffer layer on the Si substrate. Intriguingly, a thin, 4nm-thick gate oxide of SiO<sub>2</sub> is thermally grown between the Ge QD and SiGe-shell channel with high-quality interfacial properties, which are evidenced by low interface trap density of <math>D_{it} \sim 2-4 \times 10^{11} \text{ cm}^{-2} \cdot \text{eV}^{-1}</math>, low off-state leakage of <math>I_{off} \sim 10^{-13} \text{ A}/\mu\text{m}</math>, superior switching features of <math>I_{on}/I_{off} &gt; 10^6</math>, and subthreshold slope of S.S. <math>\sim 195 \text{ mV/dec}</math> measured on Ge n- MOSFETs. This novel self-aligned gate-stacking heterostructure provides an effective building block for the realization of high-performance Ge gate/SiO<sub>2</sub>/SiGe-channel MOSFETs.</p>
16:30~16:45	<p><b>#1111 Low-Temperature Crystallization of a-GeSn on Insulating Films for Next-Generation Flexible Electronics</b>  <b>- (1) Characteristics of Solid Phase Crystallization -</b>  <i>Ryo Matsumura<sup>1,2</sup>, Hironori Chikita<sup>1</sup>, Masaya Sasaki<sup>1</sup>, Taizoh Sadoh<sup>1</sup>, and Masanobu Miyao<sup>1</sup></i>  <sup>1</sup>Dept. of Electronics, Kyushu University, Japan <sup>2</sup>JSPS Research Fellow, Japan</p> <p>In order to realize next generation flexible thin-film transistors, we have investigated solid phase crystallization of GeSn films on insulating substrates. It is revealed that growth characteristics significantly depend on the Sn concentration and the film thickness. These phenomena are attributed to weakening of the bonding energy of Sn atoms and increase of bulk nucleation. By choosing Sn concentrations of 25-30% and thickness of 100 nm, ultralow temperature (200°C) growth of GeSn films becomes possible. This technique is very useful to realize next generation flexible electronics.</p>
16:45~17:00	<p><b>#1322 Improved switching characteristics using Cu-Al alloy in Cu/Cu-Al/Ta<sub>2</sub>O<sub>5</sub>/TiN CBRAM device</b>  <i>S. Roy<sup>1</sup>, G. Sreekanth<sup>1</sup>, M. Dutta<sup>1</sup>, D. Jana<sup>1</sup>, Y. Y. Chen<sup>2</sup>, J. R. Yang<sup>2</sup>, and S. Maikap<sup>1,*</sup></i>  <sup>1</sup>Thin Film Nano Tech. Lab., Department of Electronic Engineering, Chang Gung University (CGU), Taiwan <sup>2</sup>Department of Materials Science and Engineering, National Taiwan University, Taiwan</p> <p>Improved resistive switching memory characteristics using a new Cu/Cu-Al/Ta<sub>2</sub>O<sub>5</sub>/TiN structure have been investigated after measuring 100 devices. Due to formation of Cu doped AlO<sub>x</sub> layer in</p>

	Cu-Al alloy during deposition, good device-to-device switching uniformity (yield >80%), stable dc endurance (1000 cycles), and robust retention of $10^6$ s with acceptable memory window of >40 are obtained. The Cu-Al alloy layer helps to reduce reset current by controlling the Cu ions diffusion inside the switching material.
--	--

Session 9: FET I (November 20)	
Room D	
Chair: Prof. Mu-Chun Wang, Department and Institute of Electronic Engineering, Minghsin University of Science and Technology, Taiwan	
15:30~16:00	<p><b>(Invited) Room Temperature Fabrication of Pentacene-Based OFETs with Hf-Based High-k Gate Insulator for Low Voltage Operation</b></p> <p><i>Shun-ichiro Ohmi</i></p> <p>Tokyo Institute of Technology, Japan</p> <p>Room temperature fabrication of pentacene-based organic field-effect transistors (OFETs) with HfON and HfO<sub>2</sub> gate insulators for low voltage operation was investigated. Because of the small RMS roughness of HfO<sub>2</sub> gate insulator compared to the HfON gate insulator, the crystallinity of pentacene films deposited on the HfO<sub>2</sub> at room temperature was superior to that of on the HfON gate insulator, which led to a high hole mobility of 0.34 cm<sup>2</sup>/(Vs) for p-channel OFETs at the operation voltage of -2 V measured in air. The fabricated OFETs with HfO<sub>2</sub> gate insulator showed stable electrical characteristics even after 8 months of device fabrication although the mobility decreased to 0.22 cm<sup>2</sup>/(Vs).</p>
16:00~16:15	<p><b>#1133 Enhanced Multi-V<sub>TH</sub> Modulation Efficiency in Tri-gate GeOI p-MOSFETs</b></p> <p><i>Shu-Hua Wu, Chang-Hung Yu, and Pin Su</i></p> <p>Department of Electronics Engineering &amp; Institute of Electronics, National Chiao Tung University, Taiwan</p> <p>This work investigates the multi-threshold (multi-V<sub>th</sub>) modulation efficiency through substrate biasing (V<sub>bs</sub>) for tri-gate GeOI and SOI MOSFETs with thin buried oxide (BOX) by TCAD simulation. We have observed enhanced multi-V<sub>th</sub> modulation in tri-gate GeOI p-MOSFETs, and the underlying mechanism can be attributed to the smaller bandgap of Ge channel. In addition, the impacts of channel length and fin aspect-ratio (AR) on the body-effect coefficient (<math>\gamma</math>) of</p>

	<p>GeOI and SOI tri-gate p-MOSFETs have been investigated. Our study indicates that, for a given <math>\gamma</math>, the GeOI PFET can possess a higher fin AR than the SOI counterpart.</p>
16:15~16:30	<p><b>#1144 Relationship between Stress Distribution and Hot-Carrier Effect for Strained nMOSFETs</b>  <i>Y. L. Chen<sup>1</sup>, H. W. Hsu<sup>2</sup>, H. S. Huang<sup>2</sup>, S. Y. Chen<sup>2</sup>, M. C. Wang<sup>3</sup>, and C. H. Liu<sup>1</sup></i>  <sup>1</sup>Dept. of Mechatronic Technology, National Taiwan Normal University, Taiwan  <sup>2</sup>Institute of Mechatronic Engineering, National Taipei University of Technology, Taiwan  <sup>3</sup>Dept. of Electronic Engineering, Minghsin University of Science and Technology, Taiwan</p> <p>In this experiment, nMOSFETs with different contact-etch-stop-layer (CESL) stressors are fabricated with 90-nm technology and their corresponding stress distribution upon device structures are simulated respectively. The simulations indicate that the CESL type (tensile or compressive) has a significant effect on the stress distribution in the channel. Besides, the basic electrical properties of devices with different CESL stressors under hot-carrier stress test are measured individually for the correlation to stress distribution. With degradation of interface states (<math>N_{it}</math>), oxide trapped charges (<math>N_{ot}</math>), saturate drain current (<math>I_{dsat}</math>) and threshold voltage (<math>V_{th}</math>) shift of different CESL stressors under hot-carrier stress test, it is found that compressive CESL gets worst sub-threshold swing (SS) and hot-carrier stress degradation than tensile CESL stressors and control Si. Through simulation, worse SS is caused by compressive stress in the channel region and gets worse as channel length shortens. The experimental results include systematic discussions and analysis for strained-Si devices with various both compressive and tensile CESL.</p>
16:30~16:45	<p><b>#1192 DC/AC/RF Characteristics of III-V Trigate MOSFET Devices with <math>In_{1-x}Ga_xAs</math> Channel Capping Layer</b>  <i>Cheng-Hao Huang<sup>1,2</sup> and Yiming Li<sup>1,2,3*</sup></i>  <sup>1</sup>Parallel and Scientific Computing Laboratory; <sup>2</sup>Institute of Communications Engineering; <sup>3</sup>Department of Electrical and Computer Engineering; National Chiao Tung University, Taiwan</p> <p>In this work, we study the impact of channel capping layer on III-V trigate MOSFET. Device simulations show that the 14-nm device with <math>In_{1-x}Ga_xAs/In_{0.53}Ga_{0.47}As</math> channel has promising characteristics. The mole fraction (x) of Ga, varying from 0.27 to</p>



	<p>0.42, and the thickness of capping layer (<math>T_{cap}</math>) <math>In_{1-x}Ga_xAs</math>, ranging from 0 to 5 nm, are examined for DC/AC/RF characteristics. Optimal devices are further explored when suffering work-function fluctuation (WKF).</p>
16:45~17:00	<p><b>#1208 Study on the Design Optimization of 0.35 <math>\mu m</math> CMOS Process Compatible High-Voltage Extended-Drain MOSFET</b></p> <p><i>Yu-Han Wu, Keng-Ming Liu, and Yingchieh Ho</i></p> <p>Department of Electronical Engineering, National Dong Hwa University, Taiwan</p> <p>High-voltage extended-drain MOSFET (EDMOS) compatible with standard CMOS process has the advantages of low cost and can be integrated with low voltage circuits. In this work, we simulated the I-V characteristics and the breakdown voltage of EDMOS compatible with standard 0.35 <math>\mu m</math> CMOS technology by 2D TCAD simulation. The simulation results show that, at off state, EDMOS has the electric field peak located under the drain-side gate edge, and the breakdown voltage can be improved by properly shifting the n-well region.</p>
17:00~17:15	<p><b>#1225 Impact of Quantum Capacitance on Intrinsic Inversion Capacitance for Tri-gate InGaAs-on-Insulator n-MOSFETs</b></p> <p><i>Hsin-Hung Shen, Chang-Hung Yu, and Pin Su</i></p> <p>Dept. Electronics Engineering &amp; Institute of Electronics, National Chiao Tung University, Taiwan</p> <p>This work investigates the intrinsic inversion capacitance characteristic of tri-gate <math>In_{0.53}Ga_{0.47}As</math>-OI n-MOSFETs with the ITRS 2018-2024 technology nodes using quantum-mechanical simulation corroborated by model calculation. Our study indicates that, due to small electron effective mass of the InGaAs channel, the quantum capacitance significantly degrades the inversion capacitance of the tri-gate devices. Since the impact of quantum capacitance is negligible for Si channel, this effect has to be considered when benchmarking the performance of high-mobility III-V nFETs and the Si counterpart.</p>
17:15~17:30	<p><b>#1359 Device scaling design of 700V super-junction MOSFETs for high figure of merits</b></p> <p><i>Jyun-Yi Zhong<sup>1</sup>, Pei-Wen Li<sup>1</sup>, Tien-Chun Lee<sup>2</sup>, Geng-Tai Ho<sup>2</sup>, and Shih-Kuei Ma<sup>2</sup></i></p> <p><sup>1</sup>Department of Electrical Engineering, National Central University, Taiwan</p> <p><sup>2</sup>Episil Technologies Inc., Taiwan</p> <p>Device scaling design has been conducted on super-junction</p>

	MOSFETs following charge balance principle. Scaling cell pitch from 20 to 14 $\mu\text{m}$ successfully reduces on-resistance ( $R_{\text{on}}$ ) from 2.66 to 2.26 $\Omega\text{-mm}^2$ , while keep breakdown voltage (BV) as high as 740 V. Process variation induced fluctuations on BV and $R_{\text{on}}$ have also evaluated.
--	--

Session 10: Nonvolatile Memory I (November 20)	
Room E	
Chair: Prof. Chih-I Wu, Electronics and Optoelectronics Research Laboratories, Industrial Technology Research Institute, Taiwan	
15:30~16:00	<p><b>(Invited) Filamentary Switching with Semiconducting Bottom Electrode – Physical Insight and Advantages</b></p> <p><i>K.L. Pey<sup>1*</sup>, N. Raghavan<sup>1</sup>, X. Wu<sup>2</sup> and M. Bosman<sup>3</sup></i></p> <p><sup>1</sup>Engineering Product Development (EPD), Singapore University of Technology and Design (SUTD), Singapore <sup>2</sup>School of Information Science and Technology, East China Normal University, Shanghai, China <sup>3</sup>A*STAR Institute of Materials Research and Engineering (IMRE), Singapore</p> <p>Resistance switching phenomenon is popularly demonstrated using the metal-insulator-metal (M-I-M) stack combination. However, studies have shown that the same phenomenon can be observed in a metal-insulator- semiconductor (M-I-S) stack as well. In order to understand the intrinsic mechanism of switching in RRAM, we show here that the M-I-S stack with a transistor-like test structure is a better option as compared to the M-I-M capacitor. While the stability, performance and endurance of switching events may be lower for M-I-S due to poor heat confinement (as silicon is a good thermal conductor), the mechanism remains very much the same as the semiconductor (M-I-S) or inert metal electrode (used in M-I-M) both do not play an active role.</p>
16:00~16:15	<p><b>#1114 Thickness Effect on the Bipolar Switching Mechanism for Nonvolatile Resistive Memory Device Using Ti/CeOx/Pt Structure</b></p> <p><i>Muhammad Ismail<sup>1,2*</sup>, Anwar Manzoor Rana<sup>1</sup>, Muhammad Waseem Abbas<sup>1</sup>, Tsung-Ling Tsai<sup>2</sup>, Umesh Chand<sup>2</sup>, Ejaz Ahmed<sup>1</sup>, Ijaz Talib<sup>1</sup>, Muhammad Younus Nadeem<sup>1</sup>, Muhammad Hussain<sup>3</sup>, Nazar Abbas Shah<sup>4</sup></i></p> <p><sup>1</sup>Department of Physics, Bahauddin Zakariya University, Pakistan <sup>2</sup>Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan <sup>3</sup>Centre for High Energy Physics, University of Punjab,</p>

	<p>Pakistan <sup>4</sup>Thin Films Technology Research Laboratory, Department of Physics, COMSATS Institute of Information Technology, Pakistan</p> <p>Impact of switching layer thickness on the bipolar resistance memory performance and uniformity has been investigated in Ti/CeO<sub>x</sub>/Pt devices. XRD and FTIR analyses demonstrate weak polycrystalline nature of CeO<sub>x</sub> films and the formation of a TiO layer. The bipolar switching characteristics are found to be dependent on the thickness of CeO<sub>x</sub> layer. As it is noted that forming (<math>V_F</math>) as well as SET voltages (<math>V_{set}</math>) gradually increase with increasing CeO<sub>x</sub> layer thickness however <math>V_{reset}</math> remains almost constant. Current transport behavior is based upon interface modified space charge limited conduction. Based on unique distribution characteristics of oxygen vacancies in CeO<sub>x</sub> films, a possible mechanism of resistive switching in CeO<sub>x</sub> RRAM devices has been discussed.</p>
16:15~16:30	<p><b>#1231 Simulation of Nonpolar Resistive-Switching Memory</b>  <i>Tzu-Ping Lin<sup>†</sup>, Yu-Fen Wang, and Tuo-Hung Hou</i>  Department of Electronics Engineering and Institute of Electronics, National Chiao-Tung University, Taiwan</p> <p>A nonpolar resistive-switching (RS) model has been developed by considering 2D thermal effect, oxygen ions distribution, trap-assisted tunneling (TAT) conduction in conductive filaments (CF). Through our 2D thermal ions (TI) TAT model, we obtained in-depth insights of filamentary RRAM operations, including (1) evolution of physical morphology of CF, (2) temperature dependence and ion migration behaviors during SET and RESET, and (3) effects of physical material parameters, such as work function (WF), activation energy (<math>E_a</math>), resistivity, etc.</p>
16:30~16:45	<p><b>#1237 Effects of Fast Programming on Retention and Endurance in Schottky Barrier Nanowire SONOS Memories</b>  <i>Wei Chang<sup>1</sup>, Chun-Hsing Shih<sup>2</sup>, Yan-Xiang Luo<sup>1,2</sup>, Wen-Fa Wu<sup>3</sup>, and Chenhsin Lien<sup>1</sup></i>  <sup>1</sup>Institute of Electronics Engineering, National Tsing Hua University, Taiwan  <sup>2</sup>Department of Electrical Engineering, National Chi Nan University, Taiwan  <sup>3</sup>National Nano Device Laboratories, Taiwan</p> <p>This study experimentally examines the effects of fast programming on data retention and cycling endurance in multi-level Schottky barrier nanowire silicon-oxide-nitride-oxide-silicon</p>

	<p>(SONOS) memories. Unique Schottky barrier junctions produce strong enhancement of hot-electron generation in Schottky barrier nanowire SONOS cells, ensuring fast multi-level programming. However, because injected electron current is significantly large, the effective number of deep-level traps might be insufficient in charge-trapping layers, leading to potential reliability concerns.</p>
16:45~17:00	<p><b>#1250 Effect of Grain Size on the Performance Variation of the Vertical Gate SONOS Memory Cell</b>  <i>Li-Wei Lu, Pei-Yu Wang, and Bing-Yue Tsui</i>  Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan</p> <p>In this paper, vertical gate SONOS devices with various micro-structures of channel are fabricated. It is found that as the grain size in channel is smaller than the channel length, the threshold voltage variation gets larger. Furthermore, as the number of grain in channel decreases, the subthreshold swing also gets smaller. To conclude, larger grain size than channel length is preferred from the view point of device variation.</p>
17:00~17:15	<p><b>#1299 Band Structure Modification of MgTiO<sub>3</sub>-CaTiO<sub>3</sub> Composite on the Current Level of RRAM</b>  <i>Yu-Chi Chang, Zong-Han Lin, Wei-Shao Lin, and Yeong-Her Wang*</i>  Institute of Microelectronics, Department of Electrical Engineering, Advanced Optoelectronic Technology Center, National Cheng-Kung University, Taiwan</p> <p>To have low high resistance state (HRS) current of memory cell, the suitable barrier height between metal contact and insulator film should be modified to block leakage. The high dielectric composite magnesium titanate oxide-calcium titanate oxide (MCTO) can control the band gap continuously by sol-gel technique under low processing temperature. Compared with pure MTO (or CTO) memories, the HRS current of MCTO can be reduced from <math>10^{-4}</math> (or <math>3 \times 10^{-5}</math>) to <math>5 \times 10^{-8}</math> A. These results indicate that the current value at HRS can be decreased by adjusting band offset. Moreover, the resistive switching mechanism of MCTO was investigated in the formation and rupture of filaments confirmed by atomic force microscopy analysis.</p>
17:15~17:30	<p><b>#1306 RRAM Crossbar Array Analysis with Line Resistance</b>  <i>Chih-Cheng Chang, Jen-Chieh Liu, and Tuo-Hung Hou</i>  Department of Electronics Engineering and Institute of Electronics, National</p>

	<p>Chiao-Tung University, Taiwan.</p> <p>In this study, we use a HSPICE based numerical simulation and equivalent circuit model of RRAM crossbar array to evaluate impact of line resistance on read margin and write margin. The results show the line resistance has tremendous negative effect on both read and write operations in large crossbar array.</p>
--	--

Session 11: Compound Semiconductor II (November 21)	
Room A	
Chair: Prof. Wei-Chou Hsu, Department of Electrical Engineering, National Cheng Kung University, Taiwan	
08:45~09:00	<p><b>#1093 High Switching Efficiency Normally-off Air-Bridge Matrix GaN Power HEMT with Cascoded Structure</b></p> <p><i>Hsiang Chun Wang<sup>1</sup>, Kai-Di Mai<sup>1</sup>, Li-Yi Peng<sup>1</sup>, Hsien-Chin Chiu<sup>1</sup> and Kuang-Po Hsueh<sup>2</sup></i></p> <p><sup>1</sup>Department of Electronics Engineering, Chang Gung University, Taiwan  <sup>2</sup>Department of Electronics Engineering, Vanung University, Taiwan</p> <p>In this study, we investigated enhancement mode air-bridge matrix (ABM) of GaN HEMT with cascoded configuration characteristics. The ABM technique could further improves the breakdown voltage and self-heating phenomenon of AlGaIn/GaN HEMTs that are grown on Si substrate. Then, the cascoded configuration helps to mitigate gate drive issues and high voltage operation issues because the driven gate is the low voltage Si FET and the operated breakdown voltage is according to the high voltage air-bridge matrix of GaN HEMT. Finally, we use the cascoded GaN HEMT as a switching device for a converter circuit measurement.</p>
09:00~09:15	<p><b>#1113 Study of Twin Defects in (111)B GaAsSb by X-ray Diffraction</b></p> <p><i>Shih-Chang Chen<sup>1</sup>, Henry Y. H. Lin<sup>2</sup>, and Hao-Hsiung Lin<sup>1,2,3,*</sup></i></p> <p><sup>1</sup>Graduate Institute of Photonics Optoelectronics, National Taiwan University, Taiwan <sup>2</sup>Graduate Institute of Electronics Engineering, National Taiwan University, Taiwan <sup>3</sup>Department of Electrical Engineering, National Taiwan University, Taiwan</p> <p>We used (111) and (333) HRXRD <math>\omega</math>-2<math>\theta</math> scans to identify twinning and phase separation in (111)B GaAsSb. We also used (220) <math>\phi</math> scans to understand how twinning affects the line-shape of HRXRD scans.</p>

09:15~09:30	<p><b>#1149 Characterization of TiO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> Asymmetrical Schottky Barrier InP n-Channel Enhancement Mode MOSFET</b></p> <p><i>M. K. Lee<sup>1</sup>, A. C. Tang<sup>1</sup>, H. Chen<sup>2</sup>, and T. H. Tang<sup>2</sup></i></p> <p><sup>1</sup>Department of Electronic Engineering, Chung Yuan Christian University, Taiwan  <sup>2</sup>Department of Electrical Engineering, National Sun Yat-sen University, Taiwan</p> <p>In this study, asymmetrical Schottky barrier InP n-channel enhancement mode MOSFET was studied. Thin titanium oxide (TiO<sub>2</sub>) and aluminum oxide (Al<sub>2</sub>O<sub>3</sub>) films prepared by atomic layer deposition (ALD) were used as gate oxides of asymmetrical Schottky barrier InP MOSFET. Moreover, a lower Schottky barrier for tunneling carriers with dipoles induced by inserting Al<sub>2</sub>O<sub>3</sub>/TiO<sub>2</sub> dielectrics between metal and semiconductor on the source side and a higher Schottky barrier without the inserting dipoles on the drain side was developed to improve the drain current and off-state leakage current of conventional InP Schottky barrier MOSFET.</p>
09:30~09:45	<p><b>#1190 Low Temperature Crystallization of a-GeSn on Insulating Films for Next Generation Flexible Electronics</b></p> <p><b>- (2) Positioning Control of Nucleation -</b></p> <p><i>Hironori Chikita<sup>1</sup>, Ryo Matsumura<sup>1,2</sup>, Yuki Kai<sup>1</sup>, Taizoh Sadoh<sup>1</sup>, and Masonobu Miyao<sup>1</sup></i></p> <p><sup>1</sup>Department of Electronics, Kyushu University, Japan <sup>2</sup>JSPS Research Fellow, Japan</p> <p>A new low-temperature growth technique of GeSn-crystals-on-insulator at controlled position has been developed. Here, we perform two-step annealing of island- shaped Sn/a-Ge stacked-structures covered with a-GeSn films. Interestingly, lateral solid-phase crystallization of a-GeSn films is generated from the Sn/Ge islands at a very low temperature (~200°C). This technique is useful to realize high-performance devices on flexible plastic substrates.</p>
09:45~10:00	<p><b>#1281 Improvement of AlGaIn/GaN Schottky Barrier Diodes on 6" Si Substrates by Anode Recess and SF<sub>6</sub> Treatment</b></p> <p><i>Bo-Shiang Wang<sup>1</sup>, Chun-Chieh Yang<sup>1</sup>, Geng-Yen Lee<sup>1</sup>, Nien-Tze Yeh<sup>2</sup>, and Jen-Inn Chyi<sup>1,2,3,4*</sup></i></p> <p><sup>1</sup>Department of Electrical Engineering, National Central University, Taiwan  <sup>2</sup>Optical Sciences Center, National Central University, Taiwan <sup>3</sup>Department of Optics and Photonics, National Central University, Taiwan <sup>4</sup>Research Center for Applied Sciences, Academia Sinica, Taiwan</p>

	<p>In this work, low turn-on voltage (<math>V_{on}</math>), leakage current (<math>I_r</math>) and high breakdown voltage (<math>V_{BR}</math>) AlGaIn/GaN Schottky barrier diodes (SBDs) were fabricated on Si substrates using recessed and fluorine treated anode processes. With these processes, turn-on voltage was reduced from 1.3 V for the planar untreated devices to 0.67 V due to the reduced Schottky barrier height, while <math>V_{BR}</math> can be enhanced up to 760 V compared to 582V for the untreated counterparts due to the fluorine passivated anode.</p>
--	---

Session 12: Sensor (November 21)	
Room B	
Chair: Prof. Jer-Chyi Wang, Department of Electronic Engineering, Chang Gung University, Taiwan	
08:45~09:00	<p><b>#1132 A New Indium-Tin-Oxide (ITO) Thin Film-Based Glucose Sensor</b></p> <p><i>Wei-Yuan Zheng, Po-Cheng Chou, Chun-Chia Chen, Jian-Kai Liou, Jing-Li Yang, and Wen-Chau Liu*</i></p> <p>Institute of Microelectronics, Department of Electrical Engineering, National Cheng-Kung University, Taiwan</p> <p>In this work, an indium-tin-oxide (ITO) thin film-based extended-gate field-effect transistor (EGFET)-type glucose sensor prepared by a radio-frequency (RF) sputtering process is reported and investigated. The ITO thin film-based pH sensor device shows an excellent sensitivity of 61.85 mV/pH from pH 2 to pH 12. After the enzyme immobilization, the ITO thin film-based glucose sensor device demonstrates a wide glucose sensing range of 50-500 mg/dL with a high sensitivity of 0.132, 0.169, and 0.187 mV/(mg/dL) at 0.1 M pH 6-8 phosphate buffer solutions (PBSs), respectively. In addition, a good operational stability for repeated 16 times of glucose sensing is observed.</p>
09:00~09:15	<p><b>#1157 Compensation Method for the Device in the Application of Active Pixel Sensor</b></p> <p><i>Chun-Yi Chang<sup>1</sup>, and Ya-Hsiang Tai<sup>2</sup></i></p> <p><sup>1</sup>Department of Photonics &amp; Institute of Electro-Optical Engineering, National Chiao Tung University, Taiwan <sup>2</sup>Department of Photonics &amp; Institute of Display, National Chiao Tung University, Taiwan</p> <p>In this paper, the work based on the simplest sensing circuit containing only two thin film transistors, two storage capacitors and</p>

	<p>two scan lines. The calibration method of applying bias currents is proposed to compensate the variations in threshold voltage, mobility, etc. The method is verified in its function experimentally.</p>
09:15~09:30	<p><b>#1168 The Design and Fabrication of an Amperometric Uric Acid Array Biosensor</b></p> <p><i>Tai-Ping Sun<sup>1,2</sup>, Jia-Hao Li<sup>1*</sup>, Jia-Yi Zhu<sup>1</sup>, Hsiu-Li Shieh<sup>1</sup>, Yi-Tai Chen<sup>1</sup></i></p> <p><sup>1</sup>Department of Electrical Engineering, National Chi Nan University, Taiwan  <sup>2</sup>Department of Electronics Engineering, Nan Kai University of Technology, Taiwan</p> <p>Hyperuricemia is a civilized disease in modern high fat and high oil diet. Uric acid is a product of purin metabolism in the liver, and it is widely distributed in human blood and urine. Patients with hyperuricemia could lead to gout, chronic kidney disease, cardiovascular disease, and etc. An advanced biological sensor is proposed in this thesis. This uric acid array biosensor can immediately detect uric acid for human blood by a little analyte. It is more convenience、accuracy and time-saving in comparison to other traditional detection methods.</p>
09:30~09:45	<p><b>#1170 Development of Amperometric Glucose Biosensor with Arrayed Design by Thick-Film Printing Ceramic Substrate</b></p> <p><i>Tai-Ping Sun<sup>1,3</sup>, Hsiu-Li Shieh<sup>1*</sup>, Hui-en Hsiao<sup>2</sup>, Jia-Hao Li<sup>1</sup>, Yi-Tai Chen<sup>1</sup></i></p> <p><sup>1</sup>Department of Electrical Engineering, National Chi Nan University, Taiwan  <sup>2</sup>Graduate Program of Optoelectronic Technology, National Chi Nan University Taiwan  <sup>3</sup>Department of Electronics Engineering, Nan Kai University of Technology, Taiwan</p> <p>This is the research to develop the array-type biosensor on aluminum oxide substrate through industrial-grade thick film printing process. The optimum sensitivity of the gold type electrode conductors on this array-type thick film biosensor can be achieved as a positive linear trend related geometric. There are four different sensing electrodes in the array-type thick film biosensor. The reaction is quite stable for four groups of electrode. The peak of the response to different concentrations of glucose solution can effectively falls 0.8V - 1.2V range of. Peak current response for glucose solution, its scope for the detection of human blood glucose concentration 5.6 mMol -16.7 mMol(100 mg/dL - 300 mg/dL), with quite excellent stability, and within the sensor requirements the detection range. After the four groups sensor electrodes connected in</p>



	parallel of different concentrations of glucose solution for detection, SNR (Signal to Noise Ratio) is higher than the original single set of electrodes detects the SNR, with the advantages of trace signal detection enlarge.
09:45~10:00	<p><b>#1351 Electrochemical sensor based gold nanoparticles for the detection of 16S rRNA of <i>S. epidermidis</i></b></p> <p><i>Agnes Purwidyantri<sup>1,3</sup> and Chao-Sung Lai<sup>2,3</sup></i></p> <p><sup>1</sup>Biomedical Engineering, College of Engineering, Chang Gung University, Taiwan <sup>2</sup>Department of Electronic Engineering, Chang Gung University, Taiwan <sup>3</sup>Biosensor Group Biomedical Engineering Research Center, Chang Gung University, Taiwan</p> <p>This work presents the construction and application of a DNA electrochemical sensor based on gold (Au) nanoparticles. Au nanoparticles were grafted onto the substrate by electrostatic interaction with cysteamine. The hybridization of the newly designed 16S rRNA sequence of nosocomial pathogen, <i>S. epidermidis</i> was tested. The assembly process of cysteamine, Au nanoparticles, thiol-modified single stranded DNA probe (HS-ssDNA) and hybridization of probe and target oligonucleotides were successfully recorded by cyclic voltammetry and EIS (Electrochemistry Impedance Spectroscopy) techniques. The biosensor provided a linear response to target DNA over the concentration range of <math>10^3</math>-<math>10^6</math> pM and achieved the sensitivity of 11 mV/ nM target DNA.</p>

Session 13: Novel Device III (November 21)	
Room C	
Chair: Prof. Te-Kuang Chiang, Dept. of Electrical Engineering, National University of Kaohsiung, Taiwan	
08:45~09:00	<p><b>#1085 Resonant Raman Scattering in ZnO at Low Temperature</b></p> <p><i>Yi Ting He<sup>1</sup>, Zhi Ren Qiu<sup>1,*</sup>, Feng Huang<sup>1</sup>, Devki Talwar<sup>2</sup>, and Zhe Chuan Feng<sup>3</sup></i></p> <p><sup>1</sup>State Key Laboratory of Optoelectronic Materials and Technologies and School of Physics and Engineering, Sun Yat-Sen University, China <sup>2</sup>Department of Physics, Indiana University of Pennsylvania, USA <sup>3</sup>Institute of Photonics and Optoelectronics, and Department of Electrical Engineering, National Taiwan University, Taiwan</p> <p>The resonant Raman scattering of two ZnO bulk crystal wafers, un-doped and Co-doped, were measured. Unknown peaks, near</p>

	<p>1,400 and 1,600 <math>\text{cm}^{-1}</math>, are observed under low temperature. The anharmonic behaviors in ZnO bulk under different temperature were investigated.</p>
09:00~09:15	<p><b>#1143 The Concave I-V Behavior in the Depletion Region of MOS Device with <math>\text{Al}_2\text{O}_3</math>-Al-SiO<sub>2</sub> Stack Structure</b></p> <p><i>Ching-Kai Kao and Jenn-Gwo Hwu*</i></p> <p>Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taiwan</p> <p>In this study, we find out that there is a concave part in the I-V curve of <math>\text{Al}_2\text{O}_3</math>-Al-SiO<sub>2</sub> structure. The displacement currents play an important role in the depletion region. Theoretical calculation of the voltage drop of <math>\text{Al}_2\text{O}_3</math> was carried out and it was found that there is a wave-like part which coincides with the concave part of the I-V curve.</p>
09:15~09:30	<p><b>#1177 The role of Si interstitials in the migration and growth of Ge nanocrystallites under thermal annealing in an oxidizing ambient</b></p> <p><i>Kuan-Hung Chen<sup>1</sup>, Ching-Chi Wang<sup>1</sup>, Tom George<sup>2</sup> and Pei-Wen Li<sup>1</sup></i></p> <p><sup>1</sup>Department of Electrical Engineering, National Central University, Taiwan  <sup>2</sup>Private Consultant, La Canada, USA</p> <p>We report a unique growth and migration behavior of Ge nanocrystallites mediated by the presence of Si interstitials under thermal annealing at 900°C within an H<sub>2</sub>O ambient. The Ge nanocrystallites were previously generated by the selective oxidation of SiGe nano-pillars and appear to be very sensitive to the presence of Si interstitials that come either from adjacent Si<sub>3</sub>N<sub>4</sub> layers or from within the oxidized nano-pillars. A cooperative mechanism is proposed; wherein the Si interstitials aid in both the migration and coarsening of these Ge nanocrystallites through Ostwald Ripening, while the Ge nanocrystallites, in turn, appear to enhance the generation of Si interstitials through catalytic decomposition of the Si-bearing layers.</p>
09:30~09:45	<p><b>#1277 Improving Retention Properties for Polyimide-based Nonvolatile Resistance Random Access Memories</b></p> <p><i>M.-H. Liao<sup>1</sup>, F.-T. Chin<sup>2</sup>, Y.-P. Hsiao<sup>2</sup>, Y.-Z. Yang<sup>1</sup>, C.-M. Ko<sup>1</sup>, J.-R. Yang<sup>1</sup>, M.-F. Kao<sup>1</sup>, G.-W. Lin<sup>1</sup>, W.-L. Yang<sup>1*</sup>, Y.-M. Chang<sup>2</sup>, Y.-H. Lin<sup>3</sup>, and C. C. Wu<sup>4</sup></i></p> <p><sup>1</sup>Dept. of Electronic Engineering, Feng Chia University, Seatwen <sup>2</sup>Ph.D. Program of Electrical and Communications Engineering, Feng Chia University <sup>3</sup>Dept. of</p>

	<p>Electronic Engineering, National United University <sup>4</sup>Graduate Institute of Biomedical Materials and Tissue Engineering, Taipei Medical University; Taiwan</p> <p>In this research, a polyimide thin film is synthesized as a resistive layer for resistive random access memory (ReRAM). The resistance switched between high- and low- resistance states is caused by the formation and dissociation of the charge transfer complex. This polyimide-based ReRAM shows performances that are superior than both electrochemical-metallization-based and valence-change-based ReRAM, including wider Ron/Roff ratio (<math>&gt;10^7</math>) and lower operation energy (ca. 0.02 MV/cm). In addition, the detailed impact of imidiation on PI-based ReRAM properties is discussed.</p>
09:45~10:00	<p><b>#1295 Copper Catalyzed Crystallization of Amorphous Carbon into Graphene</b></p> <p><i>Udit Narula, Chao Sung Lai<sup>*1</sup>, Cher Ming Tan<sup>*2</sup></i></p> <p>Chang Gung University, Taiwan</p> <p>Possibility of crystallization of amorphous Carbon into Graphene catalyzed by Copper is demonstrated in this work. The possible reasons for the inability to observe Graphene formation on Copper in previous works are proposed, and they are related to the Copper film stress and its enhancement on Hydrogen diffusivity through the film grain boundaries.</p>

Session 14: Best Paper Competition I (November 21)	
Room D	
Chair: Prof. Horng-Chih Lin, Department of Electronics Engineering, National Chiao Tung University, Taiwan	
08:45~09:00	<p><b>#1109 Designer Germanium Quantum Dot Phototransistor for Near Infrared Optical Detection and Amplification</b></p> <p><i>Ming-Hao Kuo, Wei-Ting Lai, Tzu-Min Hsu, and Pei-Wen Li</i></p> <p>Department of Electrical Engineering and Center for Nano Science and Technology, National Central University, Taiwan</p> <p>We demonstrated a unique CMOS approach for the fabrication of high-performance germanium quantum dot (QD) phototransistor (PT) offering great promises as optical switches and transducers for Si-based optical interconnects. Illumination produces significant enhancement in the drain current of Ge QD PTs when biased at both on- and off-states, primarily resulting from photoconductive and photovoltaic effects. Measured photocurrent to dark current ratio</p>

	<p>(<math>I_{photo}/I_{dark}</math>) and photoresponsivities from the Ge QD PT were as high as <math>4.1 \times 10^6</math> and 1.7 A/W, respectively, under incident power of 0.9 mW at 850 nm illumination.</p>
09:00~09:15	<p><b>#1139 Improved Electrical Characteristics of Large-sized a-Si Thin-Film-Transistor by Back Channel Treatment in H<sub>2</sub></b>  Hao-Chieh Lee, Kuei-Shu Chang-Liao*, and Yan-Lin Li  Department of Engineering and System Science, National Tsing Hua University, Taiwan</p> <p>A hydrogen plasma treatment on the back-channel region of large-sized amorphous silicon thin film transistor (a-Si TFT) by high RF power and the process time of 20 s is proposed in this work to effectively reduce off current (<math>I_{off}</math>) and threshold voltage (<math>V_{th}</math>) shift under high and low gate-field stresses. The channel width (W) of large-sized a-Si TFT is ranged from 1000 to 10000 <math>\mu\text{m}</math>, which are comparable to the realistic TFTs used in the gate driver on array (GOA) of display. It is experimentally found that the mechanism of <math>V_{th}</math> shift (<math>\Delta V_{th}</math>) at high gate-field stress is dominated by the defect generation in a-Si layer rather than charge trapping in the gate insulator (GI) layer, which is different from the observation in previous literatures. It could be due to the reduction of charge trapping in GI layer. On the other hand, at low gate-field stresses, the mechanism of <math>\Delta V_{th}</math> is dominated by defect generation in a-Si layer, which is consistent with previous reports.</p>
09:15~09:30	<p><b>#1191 Influence of Channel Aspect Ratio and Work Function Fluctuation on Gate-All-Around Silicon-Germanium Nanowire MOSFET</b>  Pei-Jung Chao<sup>1,2</sup>, and Yiming Li<sup>1,2,3,4*</sup></p> <p><sup>1</sup>Parallel and Scientific Computing Laboratory; <sup>2</sup>Institute of Biomedical Engineering; <sup>3</sup>Institute of Communications Engineering; <sup>4</sup>Department of Electrical and Computer Engineering; National Chiao Tung University, Taiwan.</p> <p>In this work, the impact of geometry aspect ratio (AR) and work function fluctuation (WKF) on the performance of 10-nm-gate gate-all-around (GAA) silicon- germanium (SiGe) nanowire field effect transistors (NWFETs) is studied using experimentally validated three-dimensional (3D) quantum mechanically corrected device simulation.</p>
09:30~09:45	<p><b>#1254 Efficient Dye-Sensitized Solar Cells Using High-Conductivity Conducting Polymers as Counter Electrodes</b></p>

	<p><i>Chun-Yang Lu<sup>1</sup>, Chih-Hung Tsai<sup>2</sup>, Yu-Tang Tsai<sup>1</sup>, and Chung-Chih Wu<sup>1,*</sup></i></p> <p><sup>1</sup>Department of Electrical Engineering, Graduate Institute of Electronics Engineering, and Graduate Institute of Photonics and Optoelectronics, National Taiwan University, Taiwan <sup>2</sup>Department of Opto-Electronic Engineering, National Dong Hwa University, Taiwan</p> <p>Conducting polymers, such as PEDOT:PSS, have been considered as one possible replacement of Pt as more cost-effective counter electrodes in DSSCs. However, earlier attempts in replacing Pt counter electrodes with PEDOT:PSS mostly resulted in substantially degraded DSSC efficiencies, due to poorer conductivity and electrochemical activity of PEDOT:PSS. Taking advantage of the development of high-conductivity PEDOT:PSS in recent years, in this work we report the preparation of high-conductivity PEDOT:PSS (up to ~1000 <math>\Omega</math>-cm) and its application as counter electrodes to achieve DSSC efficiencies (&gt;9%) comparable to those achieved with Pt electrodes.</p>
09:45~10:00	<p><b>#1325 Capping vertically-aligned InGaAs quantum dots with AlGaAsSb overgrown layer for improving the performances of solar cell</b></p> <p><i>Wei-Sheng Liu*, Hsiao-Chien Lin, and Ching-Min Chang</i></p> <p>Department of Photonics Engineering, Yuan Ze University, Taiwan.</p> <p>The seven-stack vertically-aligned InGaAs/GaAs quantum dots (QDs) were capped with AlGaAsSb strain-reduce layer (SRL) in demonstrating the high-performance intermediate band solar cell in this study. To improve the performances of QD solar cells, the InGaAs QDs and the AlGaAsSb SRL with Al compositions of 30% and 60% were both employed. The experimental results show the enhanced open-circuit voltage to 0.7 V in contrast with 0.64 V of the InAs/GaAs QD solar cells.</p>

Session 15: Best Paper Competition II (November 21)	
Room E	
Chair: Prof. Pei-Wen Li, Department of Electrical Engineering, National Central University, Taiwan	
08:45~09:00	<p><b>#1077 Evolution of Transfer Characteristics in P-Channel SnO Thin-Film Transistors with Oxygen Annealing</b></p> <p><i>Chia-Wen Zhong<sup>1</sup>, Horng-Chih Lin<sup>1,2</sup>, Kou-Chen Liu<sup>3</sup> and Tiao-Yuan Huang<sup>1</sup></i></p> <p><sup>1</sup>Department of Electronics Engineering and Institute of Electronics, National</p>

	<p>Chiao Tung University, Taiwan <sup>2</sup>National Nano Device Labs., Taiwan <sup>3</sup>Institute of Electronics Engineering, Chang Gung University, Taiwan</p> <p>Good performance P-channel SnO TFTs have been fabricated and characterized by adopting a conventional bottom-gated structure. In this work, for the first time, we observe an evolution of transfer characteristics in the SnO TFT using cumulative annealing (CA) time method. A superior hole mobility (<math>2.6 \text{ cm}^2\text{v}^{-1}\text{s}^{-1}</math>), good subthreshold swing (430 mv/dec) and high on/off current ratio (<math>\sim 10^4</math>) are obtained in this work.</p>
09:00~09:15	<p><b>#1080 Characterization of Nanowire Nonvolatile Memory Devices Fabricated by Nitride-Spacer Hardmask Methods</b></p> <p><i>Chun Chiang<sup>1</sup>, Bo-Shiuan Shie<sup>1</sup>, Horng-Chih Lin<sup>1,2</sup>, and Tiao-Yuan Huang<sup>1</sup></i></p> <p><sup>1</sup>Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan <sup>2</sup>National Nano Device Labs., Taiwan</p> <p>This work proposes and demonstrates a method which adopts solely I-line lithographic technique to form the poly-Si nanowire (NW) channels of SONOS devices with channel length of 140nm and width of 15nm. Good memory characteristics have been obtained from the fabricated devices. Besides, it offers a simple approach to study the random telegraph noise (RTN).</p>
09:15~09:30	<p><b>#1107 GaN-based E-Mode MOS-HEMTs using ferroelectric LiNbO<sub>3</sub> gate insulator</b></p> <p><i>Ching-Ting Lee<sup>1</sup>, Chang-Lin Yang<sup>1</sup>, Chun-Yen Tseng<sup>1</sup>, Jhe-Hao Chang<sup>1</sup> and Ray-Hua Horng<sup>2</sup></i></p> <p><sup>1</sup>Department of Electrical Engineering, Institute of Microelectronics, National Cheng Kung University, Taiwan <sup>2</sup>Institute of Precision Engineering, National Chung Hsing University, Taiwan</p> <p>The ferroelectric LiNbO<sub>3</sub>(LNO) film was deposited on the photoelectrochemically etched gate-recessed region of the AlGaIn/GaN high electron mobility transistors as the gate insulator using pulsed laser deposition system. The ferroelectric property of the LNO film could effectively compensate the piezoelectric property and the spontaneous polarization between the AlGaIn layer and the GaN layer. Consequently, the two dimensional electron gas (2DEG) resided in the interface between the AlGaIn layer and GaN layer could be suppressed. The enhancement mode metal-oxide-semiconductor high electron mobility transistors (E-mode MOS-HEMTs) were obtained. The threshold voltage and</p>

	the maximum transconductance of the resulting devices were +0.4 V and 55.2 mS/mm, respectively.
09:30~09:45	<p><b>#1141 CV Frequency Dispersion without Interface Trap in Ultra-thin Oxide MOS Structure</b></p> <p><i>Chang-Feng Yang and Jenn-Gwo Hwu*</i></p> <p>Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taiwan</p> <p>The CV curves in Al/SiO<sub>2</sub>/p-Si MOS devices when the gate oxide is thin was demonstrated (~below 2.3nm) and it was found that an anomalous hump in depletion bias region occurs when low frequency is applied. It was proven that this term of frequency dispersion in CV is not contribute to the response of interface traps, but is strongly related to the tunneling effect when the oxide is thin enough. TCAD simulation was used in this study to explore the reason of this hump and help us to know how the tunneling mechanism affects this hump in CV curves.</p>
09:45~10:00	<p><b>#1204 Effect of Ionizing Radiation on the Random Telegraph Noise of n-Channel MOSFET with Hf-based Gate Dielectric</b></p> <p><i>Zhi-Hong Huang and Bing-Yue Tsui</i></p> <p>Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan</p> <p>After exposing to ionized radiation, the characteristics of MOSFET exhibit many significant changes due to generation of traps and trapped charges. In this work, the impact of irradiation on the low frequency noise behavior is examined by extreme ultraviolet light and advanced nMOSFETs. Up to 70 mJ/cm<sup>2</sup>, the irradiation would not generate new random telegraph noises. However, the time constant of the random telegraph noise maybe affected by the irradiation induced trapped charges.</p>

Session 16: TFT II (November 21)	
Room A	
Chair: Prof. Shu-Tong Chang, Department of Electrical Engineering, National Chung Hsing University, Taiwan	
10:30~11:00	<p><b>(Invited) Fabrication of Thin-Film Transistors/Inverters with Film Profile Engineering</b></p> <p><u><i>Horng-Chih Lin</i></u></p> <p>Department of Electronics Engineering, National Chiao Tung University, Taiwan</p>

	<p>Film profile engineering (FPE) has recently been proposed and demonstrated as a useful scheme for fabrication of oxide-based thin-film transistors (TFTs)<sup>1,2</sup>. This scheme allows us to achieve desirable profile for the major thin films in a device, including gate oxide, channel, and source/drain metal contacts. FPE has been implemented in the fabrication of various TFTs with ZnO<sup>1,2</sup>, IGZO<sup>3</sup>, ITO<sup>4</sup>, or organic pentacene<sup>5</sup> channel. In addition, with an ingenious modification in the process sequence, devices with sub-100 nm channel length can be readily achieved<sup>3</sup>. More recently, unipolar inverters with either resistor or transistor load were also successfully fabricated. In the preliminary study on inverters the channel was made of amorphous IGZO and both load and drive components were constructed with FPE. Superior transfer characteristics are obtained, especially for the ones with transistor load which show full-swing operation and high voltage gain (~30 at operation voltage of 5V).</p> <p>References:</p> <ol style="list-style-type: none"> <li>1. R. J. Lyu <i>et al.</i>, IEDM Tech Dig., p. 288 (2013).</li> <li>2. H. C. Lin <i>et al.</i>, IEEE Electron Device Letters, V.34, p.1160 (2013).</li> <li>3. H. C. Lin <i>et al.</i>, IEEE Trans. Electron Devices, V.61, p.2224 (2014).</li> <li>4. Y. A. Huang <i>et al.</i>, reported in the SSDM, Tsukuba, Japan, September 11~13, 2014.</li> <li>5. M. H. Wu <i>et al.</i>, Appl. Phys. Lett. vol. 105, 043304 (2014)</li> </ol>
11:00~11:15	<p><b>#1084 Improvement of Electrical Characteristics of Film-Profile Engineered ZnO Thin-Film Transistors with Gate Electrode Thinning</b></p> <p>Rong-Jhe Lyu<sup>1</sup>, Horng-Chih Lin<sup>1,2</sup>, and Tiao-Yuan Huang<sup>1</sup></p> <p><sup>1</sup>Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan <sup>2</sup>National Nano Device Laboratories, Taiwan</p> <p>Impact of thickness of gate electrode on the constructed structures and thus the electrical characteristics of ZnO thin-film transistors (TFTs) fabricated with film profile engineering (FPE) scheme is investigated in this work. Devices with 200nm-thick gate electrode would form two undesirable suspended TiN wires in addition to the central suspended bridge, leading to the discontinuous Al pads at source/drain (S/D) sites. As a result, an increase in the series resistances will occur during operation and further degrade the variation and field-effect mobility of fabricated TFTs. Reduction of gate thickness to about 100nm-thick was found to be an effective way to address the above issue.</p>



11:15~11:30	<p><b>#1088 Improvement of Stability of a-IGZO Thin Film Transistors with Organic Passivation Layers</b></p> <p><i>Hao-Chun Chang, You-Tai Chang, Horng-Chih Lin, and Tiao-Yuan Huang</i></p> <p>Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan</p> <p>In this study we investigate the effectiveness of the organic materials as the passivation layers in improving the stability of the a-IGZO devices. Two types of organic materials, FH6400 and Durimide 115A, were explored in this work. Because of the effective protection from the diffusion of the gas molecules, especially the oxygen molecules, to the active layer, a-IGZO TFTs with the capping of organic passivation layer, also show better stability under light illumination with negative bias stress.</p>
11:30~11:45	<p><b>#1167 CMOS Inverter Circuits Utilizing n-Channel ZnO and p-Channel SnO Thin Film Transistors</b></p> <p><i>Yun-Shiuan Li, I-Chung Chiu, Min-Sheng Tu, and I-Chun Cheng*</i></p> <p>Graduate Institute of Photonics and Optoelectronics, National Taiwan University, Taiwan</p> <p>We report a fully oxide-semiconductor-based CMOS inverter combining an n-channel ZnO and a p-channel SnO oxide thin-film transistors (TFTs). Both ZnO and SnO TFTs were fabricated utilizing inverted-staggered bottom-gate structures. The SnO TFT exhibits a threshold voltage (<math>V_{th}</math>) of 3 V, sub-threshold swing (SS) of 2.5 V/decade, and on/off current ratio of <math>\sim 10^4</math>; the corresponding values for the ZnO TFT are 4.8 V, 400 mV/decade, and <math>\sim 10^6</math>. The achieved voltage gain of the CMOS inverters is <math>\sim 15</math> at a supplied voltage (<math>V_{DD}</math>) of 10 V when the geometric aspect ratio is 5.</p>
11:45~12:00	<p><b>#1335 Pentacene Thin Film Transistors Using Surface-Treatment of Albumen Dielectric with De-Ionized Water</b></p> <p><i>Ying-Chih Chen<sup>1</sup>, Hsin-Chieh Yu<sup>1</sup>, Yan-Kuin Su<sup>1,2,*</sup>, and Ching-Kang Chen<sup>1</sup></i></p> <p><sup>1</sup>Institute of Microelectronics and Advanced Optoelectronic Technology Center, National Cheng Kung University, Taiwan <sup>2</sup>Department of Electrical Engineering, Kun Shan University, Taiwan</p> <p>In this study, we investigate a simple treatment method for improving the performance of the pentacene thin film transistors (TFTs) with chicken albumen dielectric. The devices is improved by spin-coating and curing the de-ionized (DI) water on the albumen</p>

	thin film. This simple surface-treatment method also cause the increase of the device yield from 12.5 to 77.7 %. It may be mainly attributed to the increase of surface energy of albumen insulator. By atomic force microscopy (AFM) measurement, the grain boundary is clearly observed on the surface of the pentacene thin film on the surface-treated albumen thin film. The average grain size of pentacene is increased from 1.1 to 1.7 $\mu\text{m}$ . Moreover, the devices are with the field effect mobility ( $\mu_{\text{eff}}$ ) of $0.4 \text{ cm}^2/\text{v-s}$ and on/off current ratio ( $I_{\text{on/off}}$ ) of $1.5 \times 10^3$ .
--	---

Session 17: Solar Cell II (November 21)	
Room B	
Chair: Prof. Chung-Chih Wu, Department of Electrical Engineering, Graduate Institute of Electronics Engineering, and Graduate Institute of Photonics and Optoelectronics, National Taiwan University, Taiwan	
10:30~11:00	<p><b>(Invited) Nickel oxide p-type electrode interlayer in <math>\text{CH}_3\text{NH}_3\text{PbI}_3</math> perovskite/fullerene planar-heterojunction hybrid solar cells</b></p> <p><i>Jun-Yuan Jeng, Kuo-Cheng Chen, Tsung-Yu Chiang, <u>Tzung-Fang Guo</u>, and Peter Chen</i></p> <p>Department of Photonics, National Cheng Kung University, Taiwan</p> <p>The work presented the application of nickel oxide as the p-contact to fabricate the decent perovskite-based photovoltaics.<sup>1,2</sup> The p-type nickel oxide exhibits several optical, electrical, and chemical advantages being the potential electrode-interlayer. A respectful solar to electrical PCE of 7.8% with a <math>V_{OC} = 0.92 \text{ V}</math>, a <math>J_{SC} = 12.43 \text{ mA}/\text{cm}^2</math>, and a <math>\text{FF} = 0.68</math> has been achieved with the device configuration of the glass/ITO/<math>\text{NiO}_x</math>/<math>\text{CH}_3\text{NH}_3\text{PbI}_3</math> perovskite/PCBM/BCP/Al structure under standard 1 sun AM 1.5G simulated solar irradiation.<sup>1</sup> In addition, the device composed of the mesoscopic nanocrystalline NiO/peroskite/PCBM configuration exhibits a <math>V_{OC} = 0.96 \text{ V}</math>, a <math>J_{SC} = 19.8 \text{ mA}/\text{cm}^2</math>, and a <math>\text{FF} = 0.61</math>, corresponding to a higher magnitude of PCE to 11.6%.<sup>2,3</sup> To the best of our knowledge, this is the highest magnitude of PCE for perovskite-based solar cells applying p-contact metal oxide electrode interlayer. NiO electrode interlayer is a p-type semiconductor of high work function of 5.4 eV, which is close to the valence band edge level of <math>\text{CH}_3\text{NH}_3\text{PbI}_3</math> perovskite (5.4 eV). The</p>

	<p>alignment of energy level minimizes the interfacial energy losses for the hole transfer and optimizes the photovoltage output of device. Additionally, the higher magnitude of <math>J_{SC}</math> and PCE also results from the better surface coverage (93%) of <math>\text{CH}_3\text{NH}_3\text{PbI}_3</math> perovskite film on the glass/ITO/<math>\text{NiO}_x</math> substrate. The efficient hole transfer at perovskite/<math>\text{NiO}</math> heterojunction was verified by photo-induced absorption spectroscopy, showing a broad spectral feature above 800 nm, the long-lived charge-separation state of <math>\text{NiO}^+/\text{P}^-</math>.<sup>2</sup> The success of this new style device configuration of p-type metal oxide material has the advantages of providing robust perovskite-based thin film solar cells in future. Our findings reveal the design principle for enhancing the photovoltaic performance of <math>\text{CH}_3\text{NH}_3\text{PbI}_3</math> perovskite/PCBM hybrid PHJ<sup>4,5</sup> solar cells through the judicious selection of the metal oxide electrode interlayer.</p> <ol style="list-style-type: none"> <li>1. J. -Y. Jeng, K. -C. Chen, T. -Y. Chiang, P. -Y. Lin, T. -D. Tsai, Y. -C. Chang, T. -F. Guo, and P. Chen "Nickel oxide electrode interlayer in <math>\text{CH}_3\text{NH}_3\text{PbI}_3</math> perovskite/PCBM planar-heterojunction hybrid solar cells" <i>Adv. Mater.</i> <b>26</b>, 4107 (2014).</li> <li>2. K. -C. Wang, J. -Y. Jeng, P. -S. Shen, Y. -C. Chang, E. W. -G. Diau, C. -H. Tsai, T. Y. Chao, H. -C. Hsu, P. -Y. Lin, P. Chen, T. -F. Guo, and T. -C. Wen "p-type Mesoscopic nickel oxide/organometallic perovskite heterojunction solar cells" <i>Sci. Rep.</i> <b>4</b>, 4765 (2014).</li> <li>3. K. -C. Wang, P. -S. Shen, M. -H. Li, S. Chen, M. -W. Lin, P. Chen, and T. -F. Guo "Low-temperature sputtered nickel oxide compact thin film as effective electron blocking layer for mesoscopic <math>\text{NiO}/\text{CH}_3\text{NH}_3\text{PbI}_3</math> perovskite heterojunction solar cells" <i>ACS Appl. Mater. Inter.</i> (2014) DOI:10.1021/am503610u.</li> <li>4. J. -Y. Jeng, Y. -F. Chiang, M. -H. Lee, S. -R. Peng, T. -F. Guo, P. Chen, and T. -C. Wen "<math>\text{CH}_3\text{NH}_3\text{PbI}_3</math> perovskite/fullerene planar-heterojunction hybrid solar cells" <i>Adv. Mater.</i> <b>25</b>, 3727 (2013).</li> <li>5. Y. -F. Chiang, J. -Y. Jeng, M. -H. Lee, S. -R. Peng, P. Chen, T. -F. Guo, T. -C. Wen, Y. -J. Hsu, C. -M. Hsu "High voltage and efficient bilayer heterojunction solar cells based on organic-inorganic hybrid perovskite absorber with low-cost flexible substrate " <i>Phys. Chem. Chem. Phys.</i> <b>16</b>, 6033 (2014).</li> </ol>
11:00~11:15	<p><b># 1195 Efficiency Improvement of Single-Si Solar Cell by Using ZnO Nanotip Array under UV Light Illumination</b></p> <p><i>Ming-Kwei Lee<sup>1</sup>, Yi-Jung Weng<sup>1</sup>, Yung-Chin Chu<sup>2</sup>, Yi-Fan Lin<sup>1</sup></i></p> <p><sup>1</sup>Department of Electronic Engineering, Chung Yuan Christian University, Taiwan</p> <p><sup>2</sup>Department of Electrical Engineering, National Sun Yat-sen University, Taiwan</p> <p>The ZnO nanotip array was synthesized on a single-Si solar cell by aqueous solution deposition with precursors of zinc nitrate and ammonia. The growth rate of ZnO nanotip array can be much enhanced under UV light illumination. ZnO nanotip array has a continuous varying refractive index so that it can be used as a good anti- reflection layer. The characteristics of ZnO nanotip/single-Si solar cell with UV light treatment like short circuit current, open circuit voltage and efficiency were investigated. After coating ZnO nanotip array on single-Si solar cell, the efficiency of solar cell is improved.</p>

11:15~11:30	<p><b>#1222 TiO<sub>2</sub>-gold nanocomposite for enhancing dye-sensitized solar cell (DSSC) performances</b></p> <p><i>Ho-Chun Hsu<sup>1</sup>, Pei-Chun Li<sup>2</sup>, Hsueh-Tao Chou<sup>2</sup> and Tien-Ming Wu<sup>1</sup></i></p> <p><sup>1</sup>Department of Engineering Science and Technology, National Yunlin University of Science and Technology, Taiwan <sup>2</sup>Department of Electronic Engineering, National Yunlin University of Science and Technology, Taiwan</p> <p>Gold solution without reducing agent and stabilizer was fabricated by UV light irradiation method. TiO<sub>2</sub> nanoparticles dressed with gold nanoparticles on ITO glass were prepared by using spin coating method. A LSPR band was revealed by Ultraviolet-visible spectroscopy, suggesting that gold nanoparticles with narrow size distribution were formed in the solution. Dye sensitized solar cells made by TiO<sub>2</sub>-gold nanocomposite had superior conversion efficiencies of 3.2%. The electron-hole recombination at the TiO<sub>2</sub>-gold-dye-electrolyte interface was decreased, thus the optoelectronic performance is enhanced by gold nanoparticles when they were deposited on the TiO<sub>2</sub> film.</p>
11:30~11:45	<p><b>#1292 Dye-Sensitized Solar Cells with Reduced Graphene Oxide Counter Electrodes Processed By Atmospheric Pressure Plasma Jets</b></p> <p><i>Ting-Jui Wu<sup>1</sup>, Hsiao-Weu Liu<sup>1</sup>, Sheng-ping Liang<sup>2</sup>, Haoming Chang<sup>4</sup>, Peng-Kai Kao<sup>3</sup>, Cheng-Che Hsu<sup>3</sup>, Jian-Zhang Chen<sup>4</sup>, Pi-Tai Chou<sup>2</sup>, and I-Chun Cheng<sup>1</sup></i></p> <p><sup>1</sup>Graduate Institute of Photonics and Optoelectronics, National Taiwan University, Taiwan <sup>2</sup>Department of Chemistry, Nation Taiwan University, Taiwan <sup>3</sup>Department of Chemical Engineering, National Taiwan University, Taiwan <sup>4</sup>Graduate Institute of Applied Mechanics, National Taiwan University, Taiwan</p> <p>We investigated dye-sensitized solar cells (DSSCs) with reduced graphene oxide (rGO) counter electrodes processed by atmospheric pressure plasma jets (APPJs). The best achieved power conversion efficiency reaches 5.19%, which is comparable to that of the DSSC with rGO counter electrode processed with a conventional furnace. This new methodology consumes only about 1/3 of the thermal budget per unit area in comparison with the conventional furnace calcination process. Therefore, the energy payback time can be greatly reduced.</p>
11:45~12:00	<p><b>#1364 II-VI Buffer Layers Prepared by Chemical Bath Deposition Process for I-III-VI Chalcopyrite Solar Cells</b></p> <p><i>Chia-Hua Huang* and Yueh-Lin Jan</i></p>

	<p>Department of Electrical Engineering, National Dong Hwa University, Taiwan</p> <p>Various buffer layers including CdS, ZnS, InS, and Mg(O,OH) films were deposited on the soda-lime glass substrates by the chemical bath deposition (CBD) process. The effects of the depositions parameters on the surface morphologies and compositions were investigated. The surface morphologies were assessed by using field emission scanning electron microscope (FESEM). The smooth morphologies and conformal coverage of buffer layers were achieved by optimizing the depositions parameters. The compositions of the as-deposited films were verified by X-ray photoelectron spectroscopy (XPS) analysis.</p>
--	--

Session 18: Novel Device IV (November 21)	
Room C	
Chair: Prof. Yeu-Long Jiang, Department of Electrical Engineering, National Chung Hsing University, Taiwan	
10:30~11:00	<p><b>(Invited) Designer Germanium Quantum-Dot for Nanoelectronics and Nanophotonics Devices</b></p> <p><i>H. Chen, M. H. Kuo, and <u>Pei-Wen Li</u></i></p> <p>Department of Electrical Engineering, National Central University, Taiwan</p> <p>The authors have developed a unique, self-assembled, complementary metal-oxide-semiconductor (CMOS) compatible approach of deliberately locating Ge quantum dots (QDs) of desired sizes, locations and depths of penetration within Si-based semiconductor nanostructures. The QDs were located using the control available through lithographic nanopatterning and selective oxidation of nanopatterned <math>\text{Si}_{1-x}\text{Ge}_x</math> layers over buffer layers of <math>\text{SiO}_2</math> or <math>\text{Si}_3\text{N}_4</math> on Si substrates. The QD placement technique was advanced to precisely place a single Ge QD between nano-electrodes via symmetrical tunnel barriers of <math>\text{Si}_3\text{N}_4/\text{SiO}_2</math> in a self-organized approach. In this way, we offer a promising nanofabrication solution for the realization of Ge QD single electron transistors (SETs) with self-aligned electrodes over the conventional lithographic patterning and epitaxial growth techniques. The effectiveness of the self-aligned QD-<math>\text{Si}_3\text{N}_4/\text{SiO}_2</math>-electrodes is evidenced by distinctive, well-resolved Coulomb oscillatory current peaks with high peak-to-valley ratios (PVCR) of up to ~110 coupled with an extremely low leakage of ~0.2fA for <math>V_G</math> as high as -5.5V</p>

	<p>measured on a 10nm Ge QD SET. The inhomogeneity of Coulomb oscillatory peaks suggests this 10nm-Ge QD SET is operating in a “few holes” regime where charges strongly interact with each other. The atomic-like electronic characteristics of the Ge QD is evidenced by clear and systematic, undulating hills and plateaus within the experimental <math>I_D</math>-<math>V_D</math>-<math>V_G</math> characteristics, thus making it possible to resolve the electronic band structure of the Ge QD. The Coulomb stability of the Ge QD SET is justified by distinctive, well-sealed Coulomb diamonds, and each node between diamonds represents an additional charge tunneling through single-particle energy levels, or overcoming particle-particle Coulomb interactions. Estimated single-addition energies for <math>N = 1, 2</math>, and <math>3</math> charges for the Ge QD are 10.1, 13.8, and 10.3 meV, respectively. The experimental realization of Ge QD SETs clearly demonstrates that designer QD nanostructures can become effective building blocks for silicon-based single electron circuits for future logic, computing, information, and electrical metrology applications.</p> <p>We also successfully demonstrated well-organized arrays of stacked Ge QD/SiO<sub>2</sub> and Ge QD/Si<sub>3</sub>N<sub>4</sub> structures that exhibit bright, tunable luminescence/absorption characteristics over the near ultraviolet, and through visible to near infrared wavelengths. Such novel structures are thus, suitable for broadband photodetection while acting as a single receiver for optical communications or optical interconnects. A very low dark current density of 1.1 <math>\mu\text{A}/\text{cm}^2</math> and a high photocurrent enhancement up to 35,000 and 1,500, respectively, for 1.5 mW incident illumination at 550nm and 1200 nm were measured for our Ge QD-based MOS photodiodes. Additionally, Ge QD MOSFETs were realized with high linearity in their photoresponsivity to 500–1000 light illumination.</p>
11:00~11:15	<p><b>#1124 A Transistor-less Memory Cell with Positive/Negative Read Current Transient Characteristic in MOS Structure</b></p> <p><i>Yu-De Tan and Jenn-Gwo Hwu*</i></p> <p>Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taiwan</p> <p>This work introduces a simple MOSCAP device with ultrathin gate oxide could have 100pA read current windows after 1.5V/-1.5V stress, if the thickness of the gate metal layer was reduced to about 17nm. The device’s characteristics of I-t measurement, duration test</p>

	and retention test were discussed.
11:15~11:30	<p><b>#1145 Effect of HfO<sub>2</sub> Gate Dielectrics on WSe<sub>2</sub> Transistors</b></p> <p><i>Chih-Pin Lin<sup>1</sup>, Pang-Shiuan Liu<sup>1</sup>, Chao-Yuan Chang<sup>1</sup>, Shih-Chieh Wu<sup>1</sup>, Lain-Jong Li<sup>2</sup>, and Tuo-Hung Hou<sup>1</sup></i></p> <p><sup>1</sup>Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan <sup>2</sup>Institute of Atomic and Molecular Sciences, Academia Sinica, Taiwan</p> <p>We investigate various HfO<sub>2</sub> gate dielectrics, aiming to fabricate high-performance WSe<sub>2</sub> transistors. High surface roughness of HfO<sub>2</sub> deposited using atomic layer deposition (ALD) at 250°C on WSe<sub>2</sub> causes high gate leakage current of the transistor. By contrast, using a lower deposition temperature at 150°C can reduce the surface roughness. Although the gate leakage current can be reduced by inserting an additional SiO<sub>2</sub> layer between HfO<sub>2</sub> and WSe<sub>2</sub>, the degraded electrical characteristics have to be further improved.</p>
11:30~11:45	<p><b>#1153 The comparison of Ba<sub>x</sub>Sr<sub>1-x</sub>TiO<sub>3</sub> Sensing Membrane applied in Electrolyte-Insulator-Semiconductor Structure after Rapid Thermal Annealing in O<sub>2</sub> and N<sub>2</sub> ambient</b></p> <p><i>Shan Wei Chang, Chyuan Haur Kao, Che Wei Chang, Chun Fu Lin, Chia Lun Chang, Yu Xuan Huang, Yen Lin Su</i></p> <p>Department of Electronic Engineering, Chang Gung University, Taiwan</p> <p>In the paper, the EIS structure with high-k BSTO<sub>3</sub> sensing film has more responsive to H<sup>+</sup> relative to Na<sup>+</sup> and K<sup>+</sup>. The BSTO<sub>3</sub> sensing membrane annealed with O<sub>2</sub> at 600°C shows a higher sensitivity of 54.7 mV/pH, higher linearity, lower hysteresis voltage of 5.81 mV and lower drift rate of 0.67 mV/hr than the other conditions.</p>
11:45~12:00	<p><b>#1158 Geometry-dependent phases and electrical properties in nickel silicide nanowires</b></p> <p><i>Ching-Chi Wang<sup>1</sup>, Yi-Yeh Hsiao<sup>1</sup>, Inn-Hao Chen<sup>1</sup>, Tom George<sup>2</sup>, and Pei-Wen Li<sup>1</sup></i></p> <p><sup>1</sup>Department of Electrical Engineering, National Central University, Taiwan <sup>2</sup>Private Consultant, La Canada, USA</p> <p>We reported that the crystalline morphology, phase formation, and electrical resistivity of the Ni<sub>x</sub>Si<sub>y</sub> NW have strong dependences on precisely-defined widths of the as-formed Si NW before silicidation. A volume-accommodation mechanism is proposed to explain the observed width-dependence of Ni<sub>x</sub>Si<sub>y</sub> phases and electrical resistivity in NWs.</p>

Session 19: FET II (November 21)	
Room D	
Chair: Prof. Bing-Yue Tsui, Department of Electronics Engineering, National Chiao Tung University, Taiwan	
10:30~11:00	<p><b>(Invited) A New Quasi-3D Compact Threshold Voltage Model for Pi-Gate (PiG) MOSFETs with the Interface Trapped Charges</b></p> <p><u>Te-Kuang Chiang</u>, Tsung-Ying Tsou, and Yi-Hung Chou</p> <p>Dept. of Electrical Engineering of National University of Kaohsiung, Taiwan</p> <p>With the effects of equivalent oxide charges on the flat-band voltage, a new quasi-3D compact threshold voltage model is presented for the pi-gate (PiG) MOSFETs with the interface trapped charges based on the quasi-3D scaling equation that accounts for equivalent number of gates (ENG) and virtual back gate (VBG) effects induced by the normalized gate extension depth (NGED) in the buried oxide. The model reveals that a thin gate oxide can effectively reduce the threshold voltage degradation caused by the trapped charges. Opposite to the thin gate oxide, a thick silicon is required to alleviate the threshold voltage shift resulted from the negative trapped charges. For the short- channel behavior, the device with negative/positive trapped charges can decrease/increase the threshold voltage roll-off caused by the short-channel effects (SCEs). Due to its computational efficiency and simple formula, the model can be easily used to explore the threshold behavior for the charges trapping PiG MOSFETs.</p>
11:00~11:15	<p><b>#1116 A Sub-15nm FD GAA NWFET Device Manufacturing with Conventional PD-SOI Wafer by Advanced Non-planar Device Platform Technology</b></p> <p><i>Yi-Ju Chen, Yun-Fang Hou, Chia-Yi Lin, Chang-Hsien Lin, Kai-Shin Li, Min-Cheng Chen, Jia-Min Shieh, and Wen-Kuan Yeh</i></p> <p>National Nano Device Laboratories (NDL), National Applied Research Laboratories, Taiwan</p> <p>In this study, a Sub-15 nm FD (fully-depleted) Gate all around (GAA) NWFET was successfully developed on 70nm PD-SOI (Partially Depleted) Wafer. The process is more stable and convenient than it for bulk FinFET. The GAA NW FET performance can boost more than 30 % than bulk FinFET device. The device's yield can be further improved to 90%. This fabrication method can</p>



	<p>be applied on non-planar CMOS device platform for obtaining better performance.</p>
11:15~11:30	<p><b>#1165 A Generic Quadruple and Cylindrical-Gate MOSFET Model via Scale Length</b></p> <p><i>Kuan-Chou Lin<sup>1</sup>, Wei-Wen Ding<sup>2</sup>, Meng-Hsueh Chiang<sup>1</sup>, and Shiou-Ying Cheng<sup>2</sup></i></p> <p><sup>1</sup>MS Degree Program on Nano-Integrated-Circuit Engineering, Department of Electrical Engineering, National Cheng Kung University, Taiwan <sup>2</sup>Department of Electronic Engineering, National Ilan University, Taiwan</p> <p>In this paper, we develop a compact SPICE model for quadruple-gate (QG) MOSFETs using Verilog-A. Fundamental I-V characteristics of QG MOSFETs are physically and yet analytically calculated. Since this model is based on scale length, it is highly scalable and is universal to the cylindrical gate structure as well. In addition, as the Verilog-A modeling is flexible and portable for different circuit simulators, the modeling scheme provides a useful tool for circuit designers.</p>
11:30~11:45	<p><b>#1173 Performance and Reliability Investigation of Ge-Based PMOSFETs by Utilizing Integrated Strained Effects of GeSn Alloy and CESL</b></p> <p><i>Chang-Chun Lee, and Sen-Wen Cheng</i></p> <p>Department of Mechanical Engineering, Chung Yuan Christian University, Taiwan</p> <p>Mobility gain estimation for germanium based p-channel metal-oxide-semiconductor field-effect transistors (PMOSFET) having the layout character of extended width is presented in this investigation. To address stress impact induced from high lattice mismatch of germanium-tin (GeSn) alloy embedded source/drain (S/D) regions on narrow device channel, several concentrations of tin (Sn) in GeSn alloy integrated with a compressive contact etching stop layer (CESL) is logically analyzed. The simulated results point out that the stress magnitude and mobility gain influenced by GeSn stressor depends on Sn concentration. By contrast, the performance of proposed PMOSFET is strongly dominated by extended width as CESL covered in a whole layout extent of semiconductor devices is applied. For the proposed PMOSFET device, a mobility gain up to ~ 160 % is achieved as a 100 nm extended width is designed to use in the device having a 100 nm channel width. The foregoing behavior is believed that the concave-type of gate deformation induced by CESL occurs evidently.</p>

11:45~12:00	<p><b>#1313 High-Mobility Graphene Field Effect Transistors with P and N-Doped Channels Utilizing Mixed-Solvent Doping Technique</b></p> <p><i>Shang-Yi Liu<sup>1</sup>, Kuo-You Huang<sup>1</sup>, Tsung-Chin Chen<sup>1</sup>, Chao-Chen Chang<sup>1</sup>, Po-Han Chang<sup>1</sup>, Chih-I Wu<sup>1,2,*</sup></i></p> <p><sup>1</sup>Graduate Institute of Photonics and Optoelectronics, National Taiwan University, Taiwan <sup>2</sup>Department of Electrical and Engineering, National Taiwan University, Taiwan</p> <p>We demonstrate graphene field effect transistors (GFETs) transferred via polymer-free method on Octadecyltrichlorosilane (ODTS)-coated SiO<sub>2</sub> substrates. These GFETs all show better performance as compared to those on bare SiO<sub>2</sub> substrates. The best GFET on ODTS-coated SiO<sub>2</sub> substrate exhibits extremely high mobility of 11000 cm<sup>2</sup>/V·s at room temperature, which is much higher than the devices in prior researches. Furthermore, the mixed-solvent doped graphene is adopted as channels of p or n-type GFETs as well, and the doping effect is considerably effective.</p>
-------------	--

Session 20: Nonvolatile Memory II (November 21)	
Room E	
Chair: Prof. Tuo-Hung Hou, Department of Electronics Engineering and Institute of Electronics, National Chiao-Tung University, Taiwan	
10:30~11:00	<p><b>(Invited) Overview of Emerging Non-Volatile Memories</b></p> <p><u>ChiaHua Ho</u></p> <p>Winbond Electronics Corporation, Taiwan</p> <p>Being various applications on storage class memory (SCM), several emerging memories were announced few years ago with functionality between or beyond current NAND Flash memory and DRAM/SRAM. Those memories include STT-MRAM, PRAM, and RRAM. Reliability and speed wise, STT-MRAM has potential to replace DRAM, or even L2/L3 cache memory, or embedded memory applications. But its cost is relatively higher than the others. Die-cost wise, 2D RRAM can offer potential for cost-effective EEPROM, low-density NOR Flash memory, or even embedded memory applications with faster speed. With breakthrough of 3D RRAM selector, it can furthermore offer potential for competing 3D NAND ultra high density. Those technologies are believed to mass production in near term future.</p>

11:00~11:15	<p><b>#1258 Crossbar Array of TaO<sub>x</sub>/TiO<sub>2</sub> Bilayer RRAM</b></p> <p><i>Wei-Li Lai, Chun-Tse Chou, Chung-Wei Hsu, Tzu-Ping Lin, Boris Hudec, and Tuo-Hung Hou</i></p> <p>Department of Electronics Engineering and Institute of Electronics, National Chiao-Tung University, Taiwan</p> <p>We developed TaO<sub>x</sub>/TiO<sub>2</sub> bilayer RRAM array in a 6×6 crossbar layout with desiring features, including: (1) high self-rectifying ratio up to 10<sup>3</sup> for sneak current suppression, (2) stable bipolar resistive-switching (BRS) characteristics without the need for electro-forming and current compliance, (3) data retention time over 10<sup>4</sup> s, (4) high working cell yield up to 70% in 6×6 crossbar array, and (5) robust write disturb immunity. Finally, a prediction of 200 Gb array size can be achieved using All-LPU read scheme.</p>
11:15~11:30	<p><b>#1276 Effects of Stacked Charge Storage Layers on Gadolinium Oxide Nanocrystal Nonvolatile Memory</b></p> <p><i>Yi-Pei Chiang, Kai-Ping Chang, Chih-Ting Lin, Chi-Feng Chang, Jer-Chyi Wang*, and Chao-Sung Lai</i></p> <p>Department of Electronic Engineering, Chang Gung University, Taiwan</p> <p>The characteristics of stacked gadolinium oxide nanocrystal (Gd<sub>2</sub>O<sub>3</sub>-NC) memories have been investigated. As the Gd<sub>2</sub>O<sub>3</sub> thickness increases, the memory window and retention properties are significantly improved. Though the Gd<sub>2</sub>O<sub>3</sub>-NC memory with stacked charge storage layers can exhibit higher programming efficiency, the data retention property is degraded owing to the redistribution of charges stored in stacked Gd<sub>2</sub>O<sub>3</sub>-NCs.</p>
11:30~11:45	<p><b>#1317 Annealing Effect in ZrO<sub>2</sub>/HfO<sub>2</sub> Bilayer Transparent RRAM Device</b></p> <p><i>Umesh Chand, Hsiang-Yu Chang, Chun-Yang Huang, and Tseung-Yuen Tseng*</i></p> <p>Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan.</p> <p>Fully transparent and stable resistive switching characteristics in RRAM devices consisting of ITO/ZrO<sub>2</sub>/HfO<sub>2</sub>/ITO architecture are investigated. The average transmittance of the present devices is larger than 80% in the wavelength of visible light region from 400 to 800 nm. In memory properties, the device with 200°C annealing process reveals a non-forming process and narrower fluctuation in both high resistance state and low resistance state than the one without annealing. Moreover, a high endurance of more than 1000</p>

	<p>cycles with the resistance ratios of HRS/LRS about 10 times is achieved in this annealing device. Therefore, the ITO/ZrO<sub>2</sub>/HfO<sub>2</sub>/ITO device is a good candidate for the transparent RRAM application.</p>
11:45~12:00	<p><b>#1319 Thickness Dependent Nonlinear Resistive Switching Behavior in ZrO<sub>2</sub>/HfO<sub>2</sub> Double Layer Device</b></p> <p><i>Umesh Chand, Chun-Yang Huang, and Tseung-Yuen Tseng*</i></p> <p>Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan.</p> <p>In this study, the ZrO<sub>2</sub>/HfO<sub>2</sub> double layer RRAM devices with cross bar structure is fabricated. The ZrO<sub>2</sub>/HfO<sub>2</sub> double layer device shows the nonlinear resistive switching properties. Besides, compared to thinner thickness of HfO<sub>2</sub> film, the thicker HfO<sub>2</sub> shows higher nonlinear factor. Therefore, the high nonlinear factor of 24 is achieved in the present device. Finally, according to the experiment result, the nonlinear resistive switching property is strongly dependent on the thickness of the HfO<sub>2</sub> film in the ZrO<sub>2</sub>/HfO<sub>2</sub> double layer RRAM device.</p>

## **Poster Session**

### **Poster Session 1 (Nov. 20 13:00-15:00)**

Room Poster & Exhibition (1F)

Chair: Prof., Min-Hung Lee, Institute of Electro-Optical Science and Technology,  
National Taiwan Normal University, Taiwan

#### **#1074 Emission Properties of Mg-In co-doped GaN Materials**

*Yueh-Chien Lee<sup>1</sup>, Sheng-Yao Hu<sup>2\*</sup>, and Bo-Jhih Chen<sup>3</sup>*

<sup>1</sup>Department of Electronic Engineering, Tunghan University, Taiwan <sup>2</sup>Department of Digital Technology Design, Tungfang Design Institute, Taiwan <sup>3</sup>Department of Electrical Engineering, National Taiwan Ocean University, Taiwan

Emission properties of the Mg-In co-doped GaN materials grown by MOCVD on the Al<sub>2</sub>O<sub>3</sub> substrate have been studied by the method of X-ray diffraction and photoluminescence measurements. It is confirmed from XRD that there is hexagonal structure in the Mg-In contents of GaN alloys. Furthermore, one emission channel at around 2.8 eV has been observed arising from the random alloys to suggest that better emission properties for lower In concentration in the Mg-In co-doped GaN samples.

#### **#1075 Dielectric Characteristics of Mg<sub>0.95</sub>Ni<sub>0.05</sub>TiO<sub>3</sub> Ceramics at Microwave Frequencies**

*Chun-Hsu Shen<sup>1</sup>, Chung-Long Pan<sup>2</sup>, Shih-Hung Lin<sup>3</sup>, Sheng-Kai Huang<sup>1</sup>*

<sup>1</sup>Department of Mechanical and Energy Engineering, National Chiayi University, Taiwan <sup>2</sup>Department of Electrical Engineering, I-Shou University, Taiwan <sup>3</sup>Department of Biomedical Engineering, Hung Kuang University, Taiwan

The microwave dielectric properties and the microstructures of ilmenite titanates MNT ceramics prepared by the conventional solid-state route have been investigated. With partial replacement of Mg<sup>2+</sup> by Ni<sup>2+</sup>, the MNT ceramics could be sintered at 1350°C and the microwave dielectric properties were found to be strongly correlated with sintering temperature. The  $\epsilon_r$  values saturated at 16.96-17.35. The  $Q \times f$  values of 110,000-192,000 (GHz) can be obtained when the sintering temperatures are in the range of 1300°C-1400°C. The  $\tau_f$  value was not sensitive to the sintering temperature.

#### **#1081 Low-fire Processing of (1-x)(Mg<sub>0.95</sub>Co<sub>0.05</sub>)TiO<sub>3</sub> - x Ca<sub>0.61</sub>Nd<sub>0.78/3</sub>TiO<sub>3</sub> Microwave Dielectric Ceramics**

*Chun-Hsu Shen<sup>1</sup>, Chung-Long Pan<sup>2</sup>, Shih-Hung Lin<sup>3</sup>, Sheng-Kai Huang<sup>1</sup>*

<sup>1</sup>Department of Mechanical and Energy Engineering, National Chiayi University, Taiwan

<sup>2</sup>Department of Electrical Engineering, I-Shou University, Taiwan <sup>3</sup>Department of Biomedical Engineering, Hung Kuang University, Taiwan

The effects of 3Z2B addition on the microwave dielectric properties and the microstructures of  $(1-x)(\text{Mg}_{0.95}\text{Co}_{0.05})\text{TiO}_3$ - $x\text{Ca}_{0.61}\text{Nd}_{0.78/3}\text{TiO}_3$  ceramics prepared with conventional solid-state route have been investigated. Doping with 3Z2B can effectively promote the densification and the microwave dielectric properties of  $(1-x)(\text{Mg}_{0.95}\text{Co}_{0.05})\text{TiO}_3$ - $x\text{Ca}_{0.61}\text{Nd}_{0.78/3}\text{TiO}_3$  ceramics. It was found that  $(1-x)(\text{Mg}_{0.95}\text{Co}_{0.05})\text{TiO}_3$ - $x\text{Ca}_{0.61}\text{Nd}_{0.78/3}\text{TiO}_3$  ceramics can be sintered at 1150°C due to the liquid phase effect of 3Z2B additions observed by SEM. The  $Q \times f$  value of  $(1-x)(\text{Mg}_{0.95}\text{Co}_{0.05})\text{TiO}_3$ - $x\text{Ca}_{0.61}\text{Nd}_{0.78/3}\text{TiO}_3$  ceramics decreased with increasing 3Z2B content. At 1150°C,  $0.9(\text{Mg}_{0.95}\text{Co}_{0.05})\text{TiO}_3$ - $0.1\text{Ca}_{0.61}\text{Nd}_{0.78/3}\text{TiO}_3$  ceramics with 1.0wt% 3Z2B addition possesses a  $\epsilon_r$  value of 22.6, a  $Q \times f$  value of 49,000 (GHz) and a  $\tau_f$  value of -10.7 ppm/°C.

#### **#1076 Origin of Hysteresis in Current-Voltage Characteristics of Film Profile Engineered Indium-Tin-Oxide Thin Film Transistors**

*Yu-An Huang<sup>1</sup>, Horng-Chih Lin<sup>1,2</sup>, and Tiao Yuan Huang<sup>1</sup>*

<sup>1</sup>Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan <sup>2</sup>National Nano Device Labs, Taiwan

In this study, a counterclockwise hysteresis phenomenon observed in the I-V measurements of an indium-tin-oxide (ITO) thin film transistor (TFT) is reported and analyzed. The TFT is fabricated by film profile engineering (FPE) featuring a highly concave channel. The trapping/de-trapping processes via traps located near the grain boundaries of the poly-crystalline ITO channel film is considered as the origin of the hysteresis occurrence. The processes also result in anomalously high field-effect mobility due to the excess trapped electrons in the channel.

#### **# 1086 FTIR spectroscopy analyses on homo-epitaxy 4H-SiC structures**

*Deng Xie<sup>1</sup>, Yi Ting He<sup>2</sup>, Zhi Ren Qiu<sup>2,\*</sup>, Devki N Talwar<sup>3</sup>, Ting Mei<sup>4</sup>, Chin-Che Tin<sup>5,6</sup>, and Zhe Chuan Feng<sup>7</sup>*

<sup>1</sup>Laboratory of Nanophotonic Functional Materials and Devices, Institute of Optoelectronic Material and Technology, South China Normal University, China <sup>2</sup>State Key Laboratory of Optoelectronic Materials and Technologies and School of Physics and Engineering, Sun Yat-Sen University, China <sup>3</sup>Department of Physics, Indiana University of Pennsylvania, USA <sup>4</sup>The Key Laboratory of Space Applied Physics and Chemistry, Ministry of Education and Shaanxi Key Laboratory of Optical Information Technology, School of Science, Northwestern Polytechnical University, China <sup>5</sup>Department of Physics, 206 Allison Laboratory, Auburn University, USA <sup>6</sup>Department of Physics, University of Malaya, Malaysia <sup>7</sup>Institute of Photonics and Optoelectronics and Department of Electrical Engineering, National Taiwan University, Taiwan

In this work, we focus on the Si:C ratio dependent film thickness of 4H-SiC

homo-epilayers by fitting a series of Fourier transform infrared reflectance (FTIR) spectrum using a parameterized model. Raman spectrum is also presented for comparison for the positions and intensities of optical phonon modes.  $A_1(\text{LO})$  phonon modes derived from these two methods are almost identical, while  $E_2(\text{TO})$  phonon mode shows a  $40 \text{ cm}^{-1}$  shift. Generally, layer thickness increase with the increasing of Si:C ratio.

#### **#1087 Device Characteristics of p-Channel InGaSb/AlSb HFET with Refractory Iridium Schottky Gate Metal**

*Wen-Yu Lin<sup>1</sup>, Li-Yi Peng<sup>1</sup>, Kai-Di Mai<sup>1</sup>, Hao-Yu Wang<sup>1</sup>, Hsien-Chin Chiu<sup>1</sup>, W. J. Hsueh<sup>2</sup>, Yue-Ming Hsin<sup>2</sup>, and Jen-Inn Chyi<sup>2</sup>*

<sup>1</sup>Dept. of Electronics Engineering, Chang Gung University, Taiwan <sup>2</sup>Dept. of Electrical Engineering, National Central University, Taiwan

In the work, a novel approach in fabricating high-performance of InGaSb/AlSb high hole mobility transistors using iridium (Ir) gate technology was proposed and investigated. The Ir-gate exhibited a superior metal work function which was beneficial for increasing Schottky barrier height ( $\Phi_B$ ) of InGaSb/AlSb heterostructure from 0.45 to 0.48 eV. The Ir-gate InGaSb/AlSb HFET exhibited a maximum drain current of 32 mA/mm, and a peak transconductance of 34 mS/mm. In contrast, the Ti-gate InGaSb/AlSb HFET a maximum drain current of 16 mA/mm, and a peak transconductance of 26 mS/mm, respectively. It was suggested that Ir interface presented a high potential for high power transistor applications.

#### **#1089 Capacitance- and Current-Voltage characteristics of SiO<sub>2</sub>/AlN/AlGaIn/GaN Structure**

*Chia-Wei Hsu, Chen-Ting Chiang and Y. M Hsin*

Department of Electrical Engineering, National Central University, Taiwan

Rapid thermal oxidation of AlN and Metal Insulator Semiconductor(MIS) structure have been employed to reduce the gate leakage current in AlGaIn/GaN high electron mobility transistors. Current voltage (I – V) and capacitance Voltage (C – V) characteristics of Schottky barrier and MIS diodes were fabricated and compared. Reduction in gate leakage current by five order in reverse bias and forward bias is achieved upon oxidation and MIS structure.

#### **#1099 Fabrication and Characterization of In<sub>0.53</sub>Ga<sub>0.47</sub>As Tunnel Field Effect Transistors**

*Liang-Shuan Peng, Kai-Po Kao, Kuan-Wei Lee, Yue-Ming Hsin, Chao-Min Chang, and Jen-Inn Chyi*

Department of Electrical Engineering, National Central University, Taiwan

In this work, In<sub>0.53</sub>Ga<sub>0.47</sub>As ( $E_{\text{beff}} = 0.74 \text{ eV}$ ) homojunction tunnel field effect transistors (TFETs) were fabricated and demonstrated. A chemical treatment before insulator deposition was used to improve device performance in drive current ( $I_{\text{on}}$ ),

on/off current ratio ( $I_{on}/I_{off}$ ) and subthreshold swing (S.S.). An  $In_{0.53}Ga_{0.47}As$  homojunction TFET with chemical treatment demonstrates 58% increase in  $I_{on}$  along with the  $I_{on}/I_{off}$  of  $1.5 \times 10^4$  and S.S. of 240 mV/dec.

#### **#1100 The leakage current mechanism and effect of $Y_2O_3$ doped with Zr high-k gate dielectrics**

*K. C. Lin<sup>1\*</sup>, C. H. Chou<sup>2</sup>, P. C. Juan<sup>3</sup>, and C. H. Liu<sup>2</sup>*

<sup>1</sup>Dept. of Electronic Engineering, Ming-Chuan University, Taiwan <sup>2</sup>Dept. of Mechatronic Technology, National Taiwan Normal University, Taiwan <sup>3</sup>Department of Materials Engineering, Ming Chi Institute of Technology, Taiwan

In this study, the  $Y_2O_3$  doped with Zr was fabricated to form these two different stack structures, Al/ZrN/ $Y_2O_3$ +Zr/ $Y_2O_3$ /p-Si (Zr in upper layer) and Al/ZrN/ $Y_2O_3$ / $Y_2O_3$ +Zr/p-Si (Zr in lower layer) at the rapid thermal annealing (RTA) temperature range of 550, 700, and 850 °C. The dielectric constants are 11.3 and 6.34, the equivalent oxide thickness (EOT) are 2.42 and 4.3, Schottky barrier height are 8.81 and 8.82, trap energy level are 0.43- 0.46 and 0.49-0.52 for Zr in upper and lower layer, respectively. Schottky emission (S-E) is found in the region of low electric fields (<1.2 MV/cm) and medium temperatures (300-375 K). Poole-Frenkel emission (P-F) is found in region of medium electric fields (1.2-2.0 MV/cm) and medium temperatures (300-400 K).

#### **#1103 Oxide-Passivated AlGaIn/GaN Schottky-Barrier Ultraviolet Photodetector by $H_2O_2$ Oxidation Technique**

*Han-Yin Liu<sup>1</sup>, Yi-Hsuan Wang<sup>1</sup>, Wei-Chou Hsu<sup>\*1,2</sup>, Bo-Yi Chou<sup>1</sup>, En-Ping Yao<sup>1</sup>, Ching-Sung Lee<sup>2</sup>, Jia-Heng Wang<sup>1</sup>, Cheng-Hsuan Li<sup>1</sup>, Shen-Hui Hong<sup>1</sup>, and Yi-Ying Li<sup>1</sup>*

<sup>1</sup>Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, Taiwan <sup>2</sup>Advanced Optoelectronics Technology Center, National Cheng Kung University, Taiwan <sup>3</sup>Department of Electronic Engineering, Feng-Chia University, Taiwan

This work demonstrates and investigates AlGaIn/GaN ultraviolet photodetector (UV-PD) with a simple passivation process. The hydrogen peroxide ( $H_2O_2$ ) oxidation technique is adopted to complete the passivation. The results of chemical analysis suggest that the Al and Ga dangling bonds react with the oxygen atoms. The photo responsivity and the UV to visible rejection ratio of the PD with  $H_2O_2$  passivation process are enhanced to  $8.1 \times 10^{-3}$  A/W and  $2.3 \times 10^3$  when the PD is biased at -10 V. The noise equivalent power and the detectivity are determined to be  $1.63 \times 10^{-8}$  W and  $1.33 \times 10^8$  cmHz<sup>0.5</sup>W<sup>-1</sup>. The simple passivation technique improves the AlGaIn/GaN UV PD performances effectively.

#### **#1108 InAlAs/InGaAs MOS-MHEMTs with Different Tensile/Compressive-Strained Channel Structures**

*H. S. Huang<sup>1</sup>, J. C. Yeh<sup>1</sup>, T. T. Wu<sup>1</sup>, S. F. Chen<sup>1</sup>, Y. C. Yang<sup>1</sup>, B. C. Chiang<sup>1</sup>, H. Y. Liu<sup>2</sup>, B. Y. Chou<sup>2</sup>,*



W. C. Hsu<sup>2</sup>, and C. S. Lee<sup>1,\*</sup>

<sup>1</sup>Department of Electronic Engineering, Feng Chia University, Taiwan <sup>2</sup>Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, Taiwan

This work provides comparative studies for InAAs/InGaAs/InAlAs metamorphic high electron mobility transistors (MHEMTs) with tensile/compressive-strained channel structures. The devices with metal-oxide- semiconductor-gate (MOS-gate) or conventional Schottky- gate structures have also been investigated. The impact-ionization-induced kink effects are effectively relieved by the devised MOS-MHEMT with tensile-strained channel. Significant improvements have been achieved in current drive, voltage gain, linearity, and power performances.

#### **#1120 Using a two-step etching under the patterned n-electrodes to improve current spreading in vertical-structured GaN-based light-emitting diodes**

Tseng-Hsing Lin<sup>1</sup>, Shui-Jinn Wang<sup>1,2,\*</sup>, Yung-Chun Tu<sup>1</sup>, Chine-Hsiung Hung<sup>1</sup>, Che-An Lin<sup>1</sup>, Yung-Cheng Lin<sup>1</sup> and Zong-Sian You<sup>1</sup>

<sup>1</sup>Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, Taiwan <sup>2</sup>Advanced Optoelectronic Technology Center, National Cheng Kung University, Taiwan

An efficient current spreading design using an inductively coupled plasma (ICP) 2-step mesa etching on n- GaN surface under patterned n-electrodes to improve current distribution and light output power of high power vertical-structured GaN-based light-emitting diodes (VLEDs) is proposed and investigated. The feasibility of the proposed scheme was verified experimentally. As compared with conventional VLED with a chip size of  $1 \times 1 \text{ mm}^2$ , the proposed VLEDs with etching depth of 100, 200, and 300 nm shows a typical increase in light output power (Lop) by 19.8%, 58.2%, and 49.7% at 350 mA, respectively.

#### **#1121 Thermally-assisted UV-treated Low-k SiC<sub>x</sub>N<sub>y</sub> Films using Air and Argon Gases**

Yi Chang Chen and Jihperng Leu

Department of Materials Science and Engineering, National Chiao Tung University, Taiwan

Silicon carbonitride/porogen hybrid films are prepared by plasma enhance chemical vapor deposition (PECVD) using methyl-aza-2,2,4-trimethylsilacyclopentane (MTSCP) as matrix and 2,5-norbornadiene (NBD) as porogen. Due to concerns on thermal budget and film properties, thermally assisted UV treated is preferred over the traditional thermal anneal required long cure time in removing porogen. In this study, we investigate the effect of air and argon on the thermally-assisted UV treatment of hybrid films in the removal of porogen and the matrix film.

Porogen in the as-deposited SiC<sub>x</sub>N<sub>y</sub>/porogen films can be successfully removed

using thermally-assisted UV treatment in a short duration of time compared to conventional annealing required long time. Furthermore, UV curing under argon environment eliminates the formation of NH- and OH- bondings, which are detrimental to dielectric constant.

#### **#1127 Optimizing the Transconductance in AlGaIn/GaN Double-Channel HEMTs**

*Jia-Yi Lin and Yang-Hua Chang*

Graduate School of Electronic and Optoelectronic Engineering, National Yunlin University of Science and Technology, Taiwan

Depletion mode AlGaIn/GaN double-channel HEMTs were designed and optimized for a flattened transconductance vs.  $V_{GS}$  curve. Design parameters included Al mole fraction and thickness in the upper and lower AlGaIn films, and the thickness of GaN film. The optimized design is essential for higher device linearity.

#### **#1135 High Current Gain Amorphous IGZO Metal-Base Transistors with Au/Ti Metal-Base Stacks**

*Chien-Hsiung Hung<sup>1</sup>, Wei-Chih Lin<sup>1</sup>, Shui-Jinn Wang<sup>1,2</sup>, Chien-Hung Wu<sup>3</sup>, Hau-Yuan Huang<sup>1</sup>, Yen-Han Chen<sup>1</sup>, Chieh Lin<sup>1</sup>, Yung-Chun Tu<sup>1</sup> and Tseng-Hsing Lin<sup>1</sup>*

<sup>1</sup>Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, Taiwan, <sup>2</sup>Advanced Optoelectronic Technology Center, National Cheng Kung University, Taiwan, <sup>3</sup>Department of Electronics Engineering, Chung Hua University, Taiwan.

Amorphous indium gallium zinc oxide (a-IGZO) metal-base transistors (MBTs) with a thin dual metal base is reported by vertically integrating two IGZO Schottky diodes (collector: Ti/IGZO and emitter: Au/HfSiO<sub>2</sub>/IGZO). High common-base and high common-emitter current gains ( $\alpha$  and  $\beta$ ) of 0.999 and 2420 obtained are attributed to the achievement of symmetrical emitter and collector Schottky barriers and the thermionic-field emission (T-F emission) dominant tunnel-able IGZO Schottky junction.

#### **#1137 Opto-electrical properties of InGaIn-based light emitting diodes using different buffer layer**

*Bing Xu<sup>1,2</sup>, Hai Tao Dai<sup>1</sup>, Xiao Wei Sun<sup>1,3</sup>, Chiang Pin Chen<sup>2</sup>, Yih Shiuan Gao<sup>2</sup>, Chia Hsin Chen<sup>2</sup>, Bo Yu Dong<sup>4</sup>, Bing Liang Guo<sup>4</sup>, and Ray Ming Lin<sup>2</sup>*

<sup>1</sup>Tianjin Key Laboratory of Low Dimensional Materials Physics and Preparing Technology, School of Science, Tianjin University, China <sup>2</sup>Graduate Institute of Electronic Engineering and Green Technology Research Center, Chang Gung University, Taiwan <sup>3</sup>Centre of Excellence for Semiconductor Lighting and Displays, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore <sup>4</sup>PVD Produce Division, North Microelectronics, China

InGaIn-based light emitting diodes grown on different buffer layer were

investigated. The crystal quality and opto-electrical characteristics were improved using physical vapor deposition (PVD). (0 0 2) and (1 0 2) X-ray rocking curve of GaN layer are improved from 360 to 194.4 arcsec. The reverse leakage current of the LED is about one order lower than the other samples. Moreover, the 350 mA output power of LEDs also improved by 16.3% compared with the other two samples.

#### **#1150 Carrier Mobility Measurement in Thin-Filmed Organic Semiconductors with Assistance of Numerical Analysis**

*You-Jen Lin, San-Yu Ting, Li-Yin Chen\**

Department of Photonics, National Sun Yat-sen University, Taiwan

In this work, we propose a novel method to evaluate carrier mobility in thin-filmed organic semiconductors. We construct a numerical analysis to simulate the photocurrent in organic film under the condition of time-of-flight measurement. With the assistance of the numerical analysis, carrier mobility in thin-filmed organic semiconductors, which cannot be well-resolved in convention time-of-flight measurement, can be successfully extracted. This method can potentially make the film thickness in the measurement similar to it in real optoelectrical device and efficiently reduce the required material amount in time-of-flight measurement as well.

#### **#1159 Passivated AlGaIn/GaN High-Electron Mobility Transistors**

*Yu-Shyan Lin, Shin-Fu Lin, Chi-Che Lu, and Wei-Hao Gao*

Department of Materials Science and Engineering, National Dong Hwa University, Taiwan

AlGaIn/GaN high-electron mobility transistors (HEMTs) that are grown on silicon. Thin films of HfO<sub>2</sub> and TiO<sub>2</sub> are used to passivate AlGaIn/GaN HEMTs. Passivated HEMTs exhibit better device performance than unpassivated HEMTs. TiO<sub>2</sub> passivation improves devices, with better dc, small- and large-signal performance than can be achieved by HfO<sub>2</sub> passivation. The TiO<sub>2</sub>-passivated HEMT has potential use in high-frequency and high-power applications.

#### **#1160 InP/InGaAs Double Heterojunction Bipolar Transistors**

*Y. S. Lin<sup>1</sup>, Y. J. Jou<sup>1</sup>, and W. C. Hsu<sup>2</sup>*

<sup>1</sup>Department of Materials Science and Engineering, National Dong Hwa University, Taiwan

<sup>2</sup>Department of Electrical Engineering, National Cheng Kung University, Taiwan

This study has presented data that describe the bias and temperature-dependences of the double heterojunction bipolar transistors (DHBTs). Current gain exhibits a strong dependence on temperature at low collector current, but remains essentially constant at high collector current throughout the entire temperature range. The extended large signal model is applied to explain the  $I_B$ -dependent offset voltage of the DHBTs, with good agreement found between the results of the model and the

experimental measurements.

**#1163 Improvement of Microwave Dielectric Material  $(\text{Mg}_{1-x}\text{Co}_x)_2(\text{Ti}_{0.95}\text{Sn}_{0.05})\text{O}_4$  and Application for Wireless Communication**

*Bing-Jing Li, Sih-Yin Wang, and Yi-Hong Liao*

Department of Electrical Engineering, National Cheng Kung University, Taiwan

The microwave dielectric properties and the microstructures of  $(\text{Mg}_{1-x}\text{Co}_x)_2(\text{Ti}_{0.95}\text{Sn}_{0.05})\text{O}_4$  ( $x = 0.01 \sim 0.09$ ) by the conventional solid-state route were prepared. A fine combination of microwave dielectric properties ( $\epsilon_r \sim 14.7$ ,  $Q \times f \sim 330,000$  at 12.08 GHz,  $\tau_f \sim 48.18$  ppm/ $^\circ\text{C}$ ) was achieved for  $(\text{Mg}_{0.95}\text{Co}_{0.05})_2(\text{Ti}_{0.95}\text{Sn}_{0.05})\text{O}_4$  ceramics sintered at 1350  $^\circ\text{C}$  for 4 h. In order to adjust their negative  $\tau_f$ ,  $\text{Ca}_{0.8}\text{Sr}_{0.2}\text{TiO}_3$ ,  $\text{Ca}_{0.8}\text{Sm}_{0.4/3}\text{TiO}_3$ ,  $\text{Ca}_{0.61}\text{Nd}_{0.8/3}\text{TiO}_3$  which have positive  $\tau_f$  had been add.

**#1164 Abnormal Oscillation of the Switching Characteristics of AlGaIn/GaN MISFETs**

*Ching-Chuan Shiue and Jen-In Chyi*

Department of Electrical Engineering, National Central University, Taiwan

This study used stress-recovery mode and step-stress-recovery mode to evaluate the switching characteristics of AlGaIn/GaN HEMTs, and to understand the true performance of the device in power electronic system. From curve tracer, voltage oscillation was observed in both stress-recovery mode and step-stress-recovery mode. The oscillation might be due to the surged  $G_m$  induced by the accelerated electrons in the channel. It was found that this phenomenon could be suppressed by adjusting the parasitic  $R_g$ ,  $C_{gs}$ , and  $C_{gd}$  of the devices.

**#1166 Effect of different cathode buffer layers for organic solar cells based on boron subphthalocyanine chloride and  $\text{C}_{60}$**

*Jhong-Ciao Ke<sup>1</sup>, Yeong-Her Wang<sup>1</sup>, Kan-Lin Chen<sup>2</sup>, and Chien-Jung Huang<sup>3,\*</sup>*

<sup>1</sup>Institute of Microelectronics, Department of Electrical Engineering, National Cheng-Kung University, Taiwan <sup>2</sup>Department of Electronic Engineering, Fortune Institute of Technology, Taiwan <sup>3</sup>Department of Applied Physics, National University of Kaohsiung, Taiwan

The effect of organic solar cells (OSCs) using different cathode buffer layers were investigated. The efficiency of device employing bathocuproine (BCP) as a cathode buffer layer has a better efficiency than that of devices using other materials. From the external quantum efficiency measurement, it can be seen that the percentage of light converted into electron in device using BCP is higher than that of device using other materials from 300 to 700 nm. The result is attributed to the lower series resistance of device using BCP as a cathode buffer layer, leading to the higher short circuit current density and higher efficiency.

**#1172 Enhancement Mode AlGaIn/GaN Metal-Oxide-Semiconductor High**

## **Electron Mobility Transistors Using Self-Aligned Gate-Recessed Process**

*Jian-Xuan Xu<sup>1</sup>, Chien-Hua Yu<sup>1</sup>, Po-Wen Sze<sup>2</sup>, Chang-Luen Wu<sup>3</sup>, and Yeong-Her Wang<sup>1,\*</sup>*

<sup>1</sup>Institute of Microelectronics, Department of Electrical Engineering, Advanced Optoelectronic Technology Center, National Cheng-Kung University, Taiwan <sup>2</sup>Department of Electrical Engineering, Kao Yuan University of Technology, Taiwan <sup>3</sup>Transcom Inc., Taiwan

Enhancement mode AlGaIn/GaN MOSHEMT using self-aligned gate-recessed process is demonstrated. A simple and low-cost liquid-phase deposition (LPD) method was utilized to deposit TiO<sub>2</sub> thin films as the gate dielectric on gate recessed AlGaIn/GaN structure. The fabricated device with a gate length of 1 μm exhibits a maximum drain current density of 412 mA/mm with a transconductance of 159 mS/mm. The I<sub>on</sub>/I<sub>off</sub> ratio can reach higher than 10<sup>8</sup> and leakage current density is two-order magnitude lower than that of the conventional HEMT.

## **#1175 Non-Sulfurized CZTS(Cu<sub>2</sub>ZnSnS<sub>4</sub>) Solar Cell by Non-Vacuum Chemical Bath Stacking Deposition Method**

*Shih-Mao Lin<sup>1</sup>, Ting-Jen Hsueh<sup>2</sup>, Chih-Hung Lin<sup>1</sup>, Chih-Shih Chen<sup>3</sup> and Siou-Yi Lin<sup>1</sup>*

<sup>1</sup>Institute of Microelectronics, National Cheng Kung University, Taiwan <sup>2</sup>National Nano Device Laboratories, Tainan <sup>3</sup>Department of Electronic Engineering, National Yunlin University of Science and Technology, Taiwan

In recent years, the high-efficiency Cu<sub>2</sub>ZnSnS<sub>4</sub> (CZTS) solar cell, which was developed by IBM, Solar Frontier and TOK, have attracted great attention. The highest efficiency of the CZTS solar cell is around 12.6%. In this study, the CZTS solar cell was fabricated by Chemical Bath deposition, which is method without sulfurization treatment and non-toxic process and application on solar cell technology.

This paper will take it as a target, using of chemical bath deposition(CBD) then developing no sulfurization treatment and optimized solar cells. We compare this study with the methods of IBM, we can find that the high efficiency of CZTS solar cells can be less toxic and less harm to the human body by using the hydrazine solution-based process. At the same time, we can still produce the large-area of the modular and the processes is able to be produced in lower temperature. When compared to other vacuum processes, the Chemical bath deposition method can significantly reduce the cost of devices, and it can carry out the no sulfurization processes then regulation of the thickness and time. Finally, using the traditional chemical bath deposition method to make the CdS as buffer layer and and then complete the after of solar cell devices.

In this study, the highest conversion efficiency is 2.44 % and the open voltage (V<sub>OC</sub>) is reached 0.26 V and the short current density (J<sub>SC</sub>) is reached 24.14 mA/cm<sup>2</sup> and fill factor(F.F.) is 39 %.

### **#1186 Electrical Characteristics of MOS-HEMT with in-situ SiN Deposition**

*Yung-Yu Chen<sup>1</sup>, Sin-Hong Lai<sup>1</sup>, and Hsien-Chin Chiu<sup>2</sup>*

<sup>1</sup>Department of Electronic Engineering, Lunghwa University of Science and Technology, Taiwan

<sup>2</sup>Department of Electronic Engineering, Chang Gung University, Taiwan

The electrical characteristic of AlGaIn/GaN metal-oxide-semiconductor high-electron-mobility-transistor (MOS-HEMT) with in-situ silicon nitride (SiN) thin film deposition is investigated. Various SiN in-situ deposition condition may change gate capacitance and defect concentration, and shifts threshold voltage ( $V_{th}$ ) and on/off current ratio. Experimental results clearly indicated in-situ two-step deposition will increase defect concentration within SiN thin film, while in-situ high pressure deposition will exhibit suitable  $V_{th}$  and the highest on/off current ratio.

### **#1187 Interfacial Electrical Properties of HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GaSb MOS Capacitors Prepared by Atomic Layer Deposition**

*Cheng-Yu Chen<sup>1</sup>, Hsien-Ming Hsu<sup>1</sup>, Chao-Min Chang<sup>1</sup>, Wei-Jen Hsueh<sup>1</sup>, Jen-Inn Chyi<sup>1,2,3,\*</sup>*

<sup>1</sup>Department of Electrical Engineering, National Central University, Taiwan <sup>2</sup>Optical Sciences Center, National Central University, Taiwan <sup>3</sup>National Applied Research Laboratories, Taiwan

*In-situ* hydrogen plasma treatment is proposed to clean the surface of p-type GaSb prior to HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> high-  $\kappa$  dielectrics deposition. The MOSCAPs prepared by this method show capacitance modulation of 36 % and hysteresis shift of 100 mV. Interface trap density near valence and mid- gap is  $9 \times 10^{11} \text{ eV}^{-1} \text{ cm}^{-2}$  and  $6 \times 10^{11} \text{ eV}^{-1} \text{ cm}^{-2}$ , respectively. The good electrical performance might be attributed to the elimination of Sb-based oxides and the formation of Ga-oxide, which serves to passivate defects at the semiconductor surface.

### **#1193 A Time Delay of Hot-Electron Induced Impact Ionization in AlGaIn/GaN HEMTs**

*Xinhua Wang, Sen Huang, Lei Pang, Yingkui Zheng, Ke Wei, Xiaojuan Chen, Weijun Luo, Guoguo Liu, Tingting Yuan, and Xinyu Liu*

Key Laboratory of Microelectronics Device & Integrated Technology Institute of Microelectronics, Chinese Academy of Sciences, China

The current stability of AlGaIn/GaN HEMTs in Class AB and Class B bias conditions is intensively investigated through transient and temperature-dependent I-V characterizations. It is observed that hot-electron induced impact ionization will be altered by the trapping/de-trapping process of surface/buffer traps with a time delay. An adequate supply of hot electrons is required to fill empty trap states to screen its effect on impact ionization, while the trap-charging process will enhances the impact ionization.

### **#1196 AlGaIn/GaN MOS-HEMTs with Al<sub>2</sub>O<sub>3</sub>/La<sub>2</sub>O<sub>3</sub> Stacked Dielectrics**

*T. T. Wu<sup>1</sup>, H. S. Huang<sup>1</sup>, S. F. Chen<sup>1</sup>, Y. C. Yang<sup>1</sup>, B. C. Chiang<sup>1</sup>, H. Y. Liu<sup>2</sup>, B. Y. Chou<sup>2</sup>, W. C. Hsu<sup>2</sup>,*

and C. S. Lee<sup>1,\*</sup>

<sup>1</sup>Department of Electronic Engineering, Feng Chia University, Taiwan <sup>2</sup>Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, Taiwan

AlGaIn/GaN metal-oxide-semiconductor high electron mobility transistors (MOS-HEMTs) with the device stacked La<sub>2</sub>O<sub>3</sub>/Al<sub>2</sub>O<sub>3</sub> as gate oxides by using RF magnetron sputter and hydrogen peroxide oxidation treatment have been investigated and compared with the conventional HEMTs. Both of the MOS-HEMT and the conventional HEMT have identical epitaxial layers grown on silicon carbide (SiC) substrates. The present MOS-HEMT design has achieved improved DC characteristics including extrinsic transconductance ( $g_m$ ), breakdown voltage ( $BV_{GD}$ ), and power characteristics.

### **#1200 High performance top-gate poly(3-hexylthiophene)-based thin-film transistors**

*Jr-Wei Lin, Bo-Ren Lin, Wei-Yang Chou, and Horng-Long Cheng\**

Department of Photonics, Advanced Optoelectronic Technology Center, National Cheng Kung University, Taiwan

We reported polymeric thin-film transistors with poly(3-hexylthiophene) (P3HT) as the active layer that are effective, air stable, and possess a bottom-contact-top-gate structure. These transistors achieved a maximum field-effect mobility ( $\mu_{lin}$ ) of approximately 0.2 cm<sup>2</sup>/Vs in the linear regime. Upon the P3HT layer, a main layer of highly cross-linked poly(4-vinylphenol) and a buffer layer of poly(vinylidene fluoride) were fabricated using the solution process. These layers acted as the gate dielectric and passivation layers, respectively. The  $\mu_{lin}$  of the developed transistor was two orders of magnitude greater than that of the transistor configured with bottom-contact-bottom-gate based on the conventional silicon dioxide gate dielectric.

### **#1201 Effects of oxygen content on the characteristics of a-IGZO thin film**

*Chun-Hua Li<sup>1</sup>, Meei-Ru Chen<sup>2</sup>, Jia-Lin Jhang<sup>1</sup>, Tzu-Ping Lin<sup>1</sup> and Hui-Ling Kao<sup>1</sup>*

<sup>1</sup>Department of Electronic Engineering, Chung Yuan Christian University, Taiwan <sup>2</sup>Department of Electrical Engineering, Chien Hsin University of Science and Technology, Taiwan

InGaZnO(IGZO) films were grown in-situ on ZnO/glass and ZnO/Si(111) at room temperature using RF magnetron sputtering. The amorphous structure of IGZO films deposited at various oxygen concentrations was investigated with XRD. The composition analysis of IGZO was carried out by AES. The atomic ratio of In, Ga, Zn, and O is 1: 1.3: 0.5: 4. The Hall measurement of IGZO grown at the oxygen concentration of 0% shows that the film resistivity, carrier concentration and carrier mobility are 1.437×10<sup>-1</sup> Ω-cm, 6.72×10<sup>18</sup> cm<sup>-3</sup> and 6.724 cm<sup>2</sup>/Vs, respectively. In order to enhance the carrier mobility of IGZO, the films were annealed at 400°C for

one hour. The result shows that the carrier mobility increases with decreasing oxygen concentration.

#### **#1215 High Performance of Mn-doped ZnO nanorods as UV Photodetector**

*Bing-Song Wu<sup>1</sup>, Chien-Sheng Huang<sup>2</sup>, Sheng-Joue Young<sup>3</sup>, and Chih-Chiang Yang<sup>4</sup>*

<sup>1</sup>Department of Electronic Engineering and Institute of Electronic & Optoelectronic Engineering, National Yunlin University of Science and Technology, Taiwan <sup>2</sup>Department of Electronic Engineering and Institute of Electronic & Optoelectronic Engineering, National Yunlin University of Science and Technology, Taiwan <sup>3</sup>Department of Electronic Engineering, National Formosa University, Taiwan <sup>4</sup>Institute of Microelectronics & Department of Electrical Engineering Center for Micro/Nano Science and Technology Advanced Optoelectronic Technology Center, National Cheng Kung University, Taiwan

Mn-doped ZnO nanorod arrays were successfully prepared on glass substrate by a simple low temperature growth hydrothermal synthesis method. According to the results of low resolution transmission electron microscopy, EDX spectrum, and selected area electron diffraction pattern, it is indicated that the doped Mn<sup>2+</sup> has successfully incorporated into the ZnO crystal lattice. A Mn-doped nanorod metal–semiconductor–metal ultraviolet photodetector (PD) was also fabricated. The ratio of UV-to-visible rejection of the fabricated PD was approximately 10846, the photocurrent to dark current ratios is 26919, and the measured responsivity of the PD was found to be 4.3 A/W when biased at 1 V with a sharp cutoff at 380 nm.

#### **#1223 0.7μm emitter InGaAs/InP DHBTs with a 100nm collector, 30nm base demonstrating 274 GHz ft**

*Yongbo Su<sup>1</sup>, Xiantai Wang<sup>2</sup>, Xiaojuan Chen<sup>1</sup>, Zhi Jin<sup>1</sup>, Xu Anhuai<sup>2</sup> and Qi Ming<sup>2</sup>*

Institute of Microelectronics, Chinese Academy of Sciences, China <sup>2</sup>Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, China

InP/InGaAs/InP double heterojunction bipolar transistors (DHBT) have been designed for increased bandwidth digital and analog circuits, and fabricated using a conventional mesa structure. The devices employ a 30nm highly doped InGaAs base and a 100nm InP collector containing an InGaAs setback layer and a InGaAsP composition grade structure. The DHBT with emitter area of 0.7×20μm<sup>2</sup> exhibits current-gain cutoff frequency f<sub>T</sub>=274.1GHz and maximum oscillation frequency f<sub>max</sub>=158GHz at the high collector current density. The high-speed DHBT with high current density is very suitable for the application in ultra high speed digital circuits.

#### **#1226 Temperature Stress Probing Performance of p-channel FinFETs under Different V<sub>T</sub> Implanting Energies**

*Mu-Chun Wang<sup>1</sup>, Yi-De Lai<sup>1</sup>, Wen-Shiang Liao<sup>2</sup>, Cheng-Wei Cai<sup>1</sup>, Win-Der Lee<sup>3</sup>, Piyas Samanta<sup>4</sup>*

<sup>1</sup>Dept. of Electronic Engineering, Minghsin University of Science and Technology, Taiwan <sup>2</sup>Faculty



of Physics and Electronics, Hubei University, China <sup>3</sup>Dept. of Electrical Engineering, Lee-Ming Institute of Technology, Taiwan <sup>4</sup>Dept. of Physics, Vidyasagar College for Women, India

The lower energy doping in threshold voltage adjustment shows the worse device performance. This consequence is more distinct when the stress temperature is increased more. Fortunately, the doping energies in this case didn't degrade the integrity of channel surface proved with the subthreshold swing.

#### **#1227 Growth of SiCN PN Junctions for Ultraviolet Detecting Application**

*Tse-Heng Chou*

Department of Fire Science, WuFeng University, Taiwan

We developed two structures, i.e., n-SiCN/p-SiCN homojunction, and n-SiCN/p-Si heterojunction for the study. The PDCR of both structures under 254 nm wavelength light source at various operating temperatures were measured and compared. Experimental results show the n-SiCN/p-SiCN homojunction has the better PDCR in both room and high temperatures, thus is preferable for low cost and high temperature ultraviolet detecting applications.

#### **#1232 Photo Matrix Technology Overcoming the Constraint of Nano-node FinFETs**

*Yi-Hong Yu<sup>1</sup>, Mu-Chun Wang<sup>1</sup>, Wen-Shiang Liao<sup>2</sup>, Shang-Lin Tsai<sup>1</sup>, Win-Der Lee<sup>3</sup>, Chuan-Hsi Liu<sup>4</sup>*

<sup>1</sup>Dept. of Electronic Engineering, Minghsin University of Science and Technology, Taiwan <sup>2</sup>Faculty of Physics and Electronics, Hubei University, China <sup>3</sup>Dept. of Electrical Engineering, Lee-Ming Institute of Technology, Taiwan <sup>4</sup>Dept. of Mechatronic Technology, National Taiwan Normal University, Taiwan

Photo matrix technology is useful to propose the suitable exposure energy to obtain the desirable Si-fin width ( $W_{fin}$ ) in engineering development era. Following the etch technology, the  $W_{fin}$  was around 11nm with on-drawn channel width 110nm. After measuring the drive current, the drive current was decreased due to the increase of exposure energy to reduce the  $W_{fin}$ . Fortunately, the other device parameters in threshold voltage and swing were not obviously impacted.

#### **#1239 Effect of 45°-tilt channel implantation for uniform FinFET Si-fin N-channel doping**

*Yue-Gie Liaw<sup>1</sup>, Wen-Shiang Liao<sup>\*2</sup>, Hao Wang<sup>2</sup>, Haoshuang Gu<sup>2</sup>, Xuecheng Zou<sup>\*1</sup>*

<sup>1</sup>Dept. of Electronic Science & Technology, Huazhong University of Science and Technology, China

<sup>2</sup>Faculty of Physics and Electronic Technology, Hubei University, China

For a FinFET devices fabricated upon the SOI wafer active silicon layer with good threshold voltage ( $V_t$ ) stability and gate controllability, our TCAD simulation demonstrates the advantages of 45 degree angle tilt (45°-tilt) ion implantations for forming more uniformly distributed Boron doping profiles and less implantation energy dependence within the Si-fin body of NMOS FinFET. On the other hand, the

conventional near zero angle tilt ( $0^\circ$ -tilt) implantations demonstrate un-uniform doping distributions and high sensitivity to the ion implantation energy.

#### **#1245 Research on Radiation Properties of a New Infrared Photonic Crystal CMOS-MEMS Sensor**

*Chin Yu Chou and Hilbert C.S. Shen*

Department of Mechatronics Engineering , National Changhua University of Education, Taiwan

In this paper, radiation properties of a new infrared photonic crystal sensor is investigated thoroughly. To obtain the characteristic of infrared photonic crystal sensor, this paper proposed a simple method based on constant current methodology without measurement under vacuum. A new CMOS-MEMS photonic crystal included a floating membrane, photonic crystals, high sensitivity thermistor and semi-circle etching windows. Photonic crystals were designed as a square array in the center. Etching windows are surrounded photonic crystals to reduce the thermal conductance. Both of photonic crystals and etching windows were manufactured by CIC TSMC-MEMS  $0.35\mu\text{m}$  2P4M standard process. Constant current modality includes capacity and heat losses. Heat losses can be classified as solid thermal conductance, gas conductance and radiation conductance. Therefore, relation between temperature of thermistor and power can be derived from heat losses and current through the thermistor. Constant current circuit was designed to link the photonic crystal sensor. The sensor was set on the T.E.G. (Thermo-electric Generator) and cladded to limit the effect of environment. Furthermore, the effect among variation of current in photonic crystal sensor, temperature of sensor and thermistor on sensor is investigated thoroughly in this paper.

#### **#1246 Characteristics and Kink Effect under Temperature Stress for 28nm HK/MG nMOSFETs after Plasma Nitridation Treatments**

*Jia-Siang Lan<sup>1</sup>, Mu-Chun Wang<sup>3,\*</sup>, Wen-Sheng Chen<sup>1</sup>, Yu-Zheng Lin<sup>3</sup>, Heng-Sheng Huang<sup>1</sup>, Shuang-Yuan Chen<sup>1</sup>, Shea-Jue Wang<sup>2,\*</sup>, LS Huang<sup>4</sup>*

<sup>1</sup>Institute of Mechatronic Engineering, National Taipei University of Technology, Taiwan <sup>2</sup>Dept. of Materials and Resources Engineering, National Taipei University of Technology, Taiwan <sup>3</sup>Dept. of Electronic Engineering, Minghsin University of Science & Technology, Taiwan <sup>4</sup>Reliability Dept./ATD Device Division, United Microelectronics Corporation, Taiwan

The abnormal kink effect with gated diode metrology applied to HK/MG nMOSFETs was observed. With the increase of stress temperature, the location of kink gate voltage was also shifted which meant the centre of trapping and de-trapping locating at the channel surface was moved out little. The other electrical parameters before-and-after temperature stresses were also compared, including the drive current, swing and threshold voltage.

#### **#1247 PECVD low-k $\text{SiC}_x\text{N}_y$ films using a single-precursor methyl-aza-2, 2, 4**

### **trimethylsilacyclopentane: Effect of plasma power density**

*Wei-Yuan Chang and Jihperng Leu\**

Department of Materials Science and Engineering, National Chiao Tung University, Taiwan

The RF power density in plasma-enhanced chemical deposition of SiCN films affects the incorporation of rich carbon content which bond to silicon typically as Si (CH<sub>3</sub>)<sub>x</sub> and CH<sub>x</sub> chains. In this study, MTSCP has been successfully used as a novel single-precursor to fabricate carbon-rich low-k SiC<sub>x</sub>N<sub>y</sub> films. SiC<sub>x</sub>N<sub>y</sub> film as low dielectric constant barrier k=3.02, while the maximum C/N ratio was obtained by r. f. power 90W under 1 Torr.

### **#1251 The effects of Ga<sub>2</sub>Se<sub>3</sub> nanoparticles on the CIGS thin film solar cell**

*Chia-Ming Chang\*, Chien-Chih Chiang, Sheng-Wen Chan, Chou-Cheng Li, Yun-Feng Chen*

Green and Environment Research Laboratories, Industrial Technology Research Institute (ITRI), Taiwan

For the sake of improving the open-circuit voltage (V<sub>OC</sub>) of CIGSe-based solar cell, the pre-selenized Ga<sub>2</sub>Se<sub>3</sub> is employed as a surface modifier under H<sub>2</sub>Se-selenization process in this study. The Ga<sub>2</sub>Se<sub>3</sub> is deposited upon the alloyed CIG or immature CIGSe thin film by dip-coating and subsequently a CIGSe absorber with Ga-containing upper-layer is grown through post-selenization. Eventually, the related electrical characteristics are analyzed.

### **#1252 Improvement of the device performance of phosphorescence organic light-emitting devices and physical characteristics for solution-processed fabrication**

*Ting-An Ku<sup>1</sup>, Po-Chuan Wang<sup>1</sup>, Jung-Hung Chang<sup>1</sup>, Chih-I Wu<sup>2</sup>*

<sup>1</sup>Graduate Institute of Electro-optical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taiwan <sup>2</sup>Department of Electrical Engineering, Graduate Institute of Electro-optical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taiwan

In this study, the small molecule of organic materials would be applied to solution process of phosphorescent organic light-emitting device (PHOLED). This paper will be separated into two sections. Firstly, we demonstrate that how to optimize the extremely simplified structures step by step. Secondly, the device performance could be further improved by increasing the electron injection ability to reach more charge balance. For the extremely simplified structure, the electron transport material 2,2'-(1,3-phenylene)bis[5-(4-tert-butylphenyl)-1,3,4-oxadiazole](OXD-7) would be mixed into the emissive layer and then the excitons will be greatly increased due to improving electron injection and transport to reach more charge balance. In addition, the recombination zone will be kept far away from the cathode to prevent the excitons quenching effect. Extremely simplified structure OLED with

high efficiency is one of the most important objective of solution processed OLED. For our results, the maximum efficiency in our blue PHOLED with device structure: ITO/PEDOT:PSS/EML/CsF/Al is achieved 17 Cd/A and 9 lm/W.

Finally, we modify electron injection at the interface of cathode to investigate the interface of physical mechanism. For most of organic materials, the hole mobility is usually quite higher than electron mobility, and it would result in the device having series charge imbalance, especially occurring solution process. To solve such a problem, we utilize alkali metal Barium (Ba) in replace of CsF at the interface of cathode. The metal Ba has high work function and strong activity, and hence it easily cases oxidation-reduction reaction with other materials. This is why we use Ba to improve the electron injection of the device. The experiment results are also proved our contention and the device performance is enhanced again in comparison of CsF. Consequently, the maximum luminous and power efficiency of 18 cd/A (increasing 8.5%) and 11.5 lm/W (27.8%) are achieved.

#### **#1265 Drain Field Exposing Hump Effect for 28nm HK/MG nMOSFETs under Plasma Nitridation Treatments**

*Yi-Ming Li<sup>1</sup>, Mu-Chun Wang<sup>3,\*</sup>, Wen-Sheng Chen<sup>1</sup>, Heng-Sheng Huang<sup>1</sup>, Shuang-Yuan Chen<sup>1</sup>, Shea-Jue Wang<sup>2</sup>, LS Huang<sup>4</sup>*

<sup>1</sup>Institute of Mechatronic Engineering, National Taipei University of Technology, Taiwan <sup>2</sup>Dept. of Materials and Resources Engineering, National Taipei University of Technology, Taiwan <sup>3</sup>Dept. of Electronic Engineering, Minghsin University of Science & Technology, Taiwan <sup>4</sup>Reliability Dept./ATD Device Division, United Microelectronics Corporation, Taiwan

Following the increase of drain field for the short-channel devices, the phenomenon of hump effect was gradually less obvious as the nitridation treatment was at the lower N<sub>2</sub> concentration and the lower annealing condition. This consequence was also observed at the higher N<sub>2</sub> concentration and the lower annealing case, but it was usually observed at the higher annealing case. The annealing or nitrogen concentration in nitridation treatment solidly influenced the location of trapping and de-trapping center when the drain bias was applied.

#### **#1275 Thermal stability and adhesion of molybdenum back contact layers for CIGS solar cells**

*Jhong-Hao Jiang and Shou-Yi Ku<sup>1</sup>*

Department of Electronic Engineering, Chang Gung University, Taiwan

The molybdenum back contact layers depo- sited by DC sputtering. First growth the adhesion Mo layer at hight pressure and than growth the conductive Mo layer at low pressure. This Mo bilayer structure can get lower resistivity and higher reflectance, also improve the thermal stability and adhesion very well. For CIGS solar cells, the efficiency can reach 6 % (V<sub>OC</sub> of 0.426 V, J<sub>SC</sub> of 36.48 mA/cm<sup>2</sup>, FF

of 38.5 %)

#### **#1279 The Gate Leakage of 28 nm MOSFETs by Different Processes of DPN Treatments**

*Kun-Yun Lian<sup>1,\*</sup>, Heng-Sheng Huang<sup>1</sup>, Shuang-Yuan Chen<sup>1,\*</sup>, Wei-Jih Jian<sup>1</sup>, Shea-Jue Wang<sup>2</sup>, Mu-Chun Wang<sup>1,3</sup>, LS Huang<sup>4</sup>*

<sup>1</sup>Graduate Institute of Mechatronic Engineering, National Taipei University of Technology, Taiwan

<sup>2</sup>Graduate Institute of Materials and Engineering, National Taipei University of Technology, Taiwan

<sup>3</sup>Dept. of Electronic Engineering, Minghsin University of Science & Technology, Taiwan <sup>4</sup>Reliability Dept./ATD Device Division, United Microelectronics Corporation, Taiwan

MOSFETs by 3 different DPN processes and having different W/L ratios are measured and stressed to compare and analyze their gate leakage characteristics. We found that pMOSFETs of W/L=1 $\mu$ m/0.03 $\mu$ m and by DPN process of lower than 10% concentration of N<sub>2</sub> and annealed between 800~1000°C has the most serious leakage current. After analyzing all the obtained data and the mechanisms, the results suggested that the nitrogen concentration at 10% and annealing temperature at 800 °C are the upper bounds for DPN process of HfZrOx gate dielectrics.

#### **#1280 Discussion of different Nitrogen Concentrations and Annealing Temperatures on GIDL Current Characteristics of High-k Stack PMOSFETs**

*Yi-Cheng Hsieh<sup>1,\*</sup>, Shea-Jue Wang<sup>2,\*</sup>, Heng-Sheng Huang<sup>1</sup>, Fu-Yuan Tuan<sup>1</sup>, Shuang-Yuan Chen<sup>1</sup>, Mu-Chun Wang<sup>1,3</sup>, LS Huang<sup>4</sup>*

<sup>1</sup>Institute of Mechatronic Engineering, National Taipei University of Technology, Taiwan <sup>2</sup>Institute of Materials and Engineering, National Taipei University of Technology, Taiwan <sup>3</sup>Dept. of Electronic Engineering, Minghsin University of Science & Technology, Taiwan <sup>4</sup>Reliability Dept./ATD Device Division, United Microelectronics Corporation, Taiwan

We discussed the nitridation effect of decoupled plasma nitridation (DPN) process and different annealing temperatures on the electrical characteristics and GIDL (gate-induced-drain-leakage) current behaviors of the devices. GIDL current with different measure temperature is dependent on the process with large scale PMOSFETs, but the relationship in short channel PMOSFETs is not obviously. Therefore, this study focuses on these points to identify and establish their relationships of the devices.

#### **#1284 Transparent blue organic light emitting diodes with n-type graphene as top cathodes**

*Jung-Hung Chang<sup>1</sup>, Ting-An Ku<sup>1</sup>, Wie-Ting Chen<sup>1</sup>, Shiang-Jiuan Yan<sup>1</sup>, Chih-I Wu<sup>2</sup>*

<sup>1</sup>Graduate Institute of Photonics and Optoelectronics, National Taiwan University, Taiwan

<sup>2</sup>Graduate Institute of Photonics and Optoelectronics & Department of Electrical and Engineering, National Taiwan University, Taiwan

Graphene, a carbon monolayer with honeycomb lattice structure, is one of the

most fascinating materials due to its outstanding physical properties, such as mechanical, electronic, and optical transmittance. This conductive thin film has a strong potential to be transparent electrodes in organic electronic devices with excellent conductivity and highly transparent properties. In the past few years, many groups have already demonstrated the resilience of graphene-based organic photoelectrical devices to replace the commercially available ITO electrodes. With p-doped graphene as anode transparent substrates, not only organic light emitting diodes (OLEDs) can achieve high luminous efficiencies but also organic solar cell can achieve high efficiency. However, it still lacks for reliable methods to fabricate an n-doped graphene cathode for OLEDs. P-type doped graphene with new polymer-free transfer method has been shown up in our previous report, however, n-type doped graphene as cathode for OLEDs is achieved for the first time. This polymer-free transfer method provides an efficient way to modify the work function and sheet resistance of graphene to be used as electrodes for organic devices. With n-doped multilayer graphene used as top cathodes, all-solution processed transparent OLEDs could be fabricated without any vacuum process. The results show that graphene electrodes can be used in a wide variety of organic optoelectronics with more efficient doping and simple transfer techniques.

#### **#1290 Gate-Recessed AlGaIn/GaN HEMTs With the Engineered Al Mole Fraction for Normally off Operation**

*Jung-Ruey Tsai<sup>1,2,\*</sup>, Yi-Sheng Chang<sup>1</sup>, Kuo-Shu Wei<sup>1</sup>, Jui-Chang Lin<sup>1</sup>, and Ting-Ting Wen<sup>3</sup>*

<sup>1</sup>Department of Photonics and Communication Engineering, Asia University, Taiwan <sup>2</sup>Department of Medical Research, China Medical University Hospital, China Medical University, Taiwan <sup>3</sup>Nano Facility Center, National Chiao Tung University, Taiwan

This work proposed the normally-off gate-recessed AlGaIn/GaN high electron mobility transistors (HEMTs) with more suitable threshold voltages by adjusting the Al mole fraction in the various AlGaIn layer thickness under the gate region. It is found that the slope of threshold voltage versus Al mole fraction curves is decreased with decreasing the thickness of AlGaIn layer due to the decrease of piezoelectric effect on 2DEG concentration.

#### **#1294 Organic light-emitting diode initial luminance decay improvement by forming a p-n junction at hole injection layer and hole transport layer interface**

*Chia-Wei Liu<sup>1</sup>, Chih-I Wu<sup>1</sup>*

<sup>1</sup>Graduate Institute of Photonics and Optoelectronics and Department of Electrical Engineering, National Taiwan University, Taiwan

To understand the origins of light-emitting diode (OLED) device degradation and the function of hole injection layer (HIL) in improving device lifetime, a series of OLED devices with typical structures with and without molybdenum oxide (MoO<sub>3</sub>)

as HIL are investigated. We found that the initial rapid luminance decay can be eliminated by inserting a MoO<sub>3</sub> layer as HIL; and capacitance-voltage (C-V) characteristic indicate that the devices with MoO<sub>3</sub> as HIL show less holes accumulated in the ITO/HTL interface than the devices without MoO<sub>3</sub>. Ultraviolet photoemission spectra (UPS) reveal that the band alignment of HIL conduction band and HTL's highest occupied molecular orbital (HOMO) would be a necessary requirement to improve device lifetime. The band alignment of HIL conduction band and HTL's HOMO would form an effective p-n junction at HIL/HTL interface, and therefore avoid charges accumulating at ITO/HTL interface. This finding provides a reasonable solution to the contradiction that why MoO<sub>3</sub> simultaneously enhance device current and avoid positive charges accumulating in OLED devices.

### **#1300 Near-infrared Micro-Light Source with Photonic Crystal Filament**

*Chi-Chen Huang, Yu-Chun Liu, Chong-Long Ho, and Meng-Chyi Wu\**

Institute of Electronics Engineering, National Tsing Hua University, Taiwan

In this research, we report on the design of near-infrared light source with photonic crystal structure. By the photonic crystal structure, the emission spectrum of tungsten in near-infrared band significantly limited, which inhibited the main effect of heat in the mid-infrared band and far-infrared band and increased the power efficiency of the filament. In fact, as the energy of thermal disturbance approach to the bandgap of optoelectronic semiconductor would result in low quantum efficiency or the case with extra cooling. Therefore, photonic crystal technology is indeed suitable to manufacture the infrared light source, especially with specific bands of infrared light.

### **#1305 The Growth of Ultra-thin AlN/GaN HEMT Structure by MOCVD**

*En Cih Sheu<sup>1</sup>, Yuen Yee Wong<sup>2</sup>, Chia Hao Chang<sup>1</sup>, and Edward Yi Chang<sup>2</sup>*

<sup>1</sup>Institute of Lighting and Energy Photonics; <sup>2</sup>Department of Materials Science and Engineering; National Chiao Tung University, Taiwan

AlN/GaN high electron mobility transistor (HEMT) heterostructures were grown by metal organic chemical vapor deposition system. The growth parameters for the AlN barrier layer were investigated. It is found that the V/III ratio played an important role to achieve a smooth surface morphology for an ultra-thin AlN layer. The optimize V/III ratio was 314. The HEMT device fabricated on the AlN/GaN structure has a maximum drain current of 620mA/mm, a transconductance of 240mS/mm, and an off- state breakdown voltage larger than 50V.

### **#1314 Morphological and Structural Characterization with Different Cu Concentration of Cu<sub>2</sub>ZnSnSe<sub>4</sub> Thin Films Grown by Evaporation**

*Yu-Ling Wei<sup>1</sup>, Jui-Fu Yang<sup>1,2</sup>, Fang-I Lai<sup>1</sup> and Shou-Yi Kuo<sup>1\*</sup>*

<sup>1</sup>Department of Electronic Engineering, Chang Gung University, Taiwan <sup>2</sup>Department of Photonics Engineering, Yuan Ze University, Taiwan

CZTSe thin film solar cell were produced by thermal evaporation. In this study, we investigated the influences of different chemical compositions. The Cu/(Zn+Sn) ratio of the films were varied from 0.7 to 1.3. The properties of CZTSe thin films were revealed by XRD, SEM, and solar simulator. Finally, when the ratio of Cu/(Zn+Sn) was 0.8, it had highest efficiency about 5%.

#### **#1324 Dielectric and Optical Properties of Sol-Gel Derived Mg<sub>2</sub>TiO<sub>4</sub> Thin Films**

*Yi-Da Ho, Chia-Hui Su and Cheng-Liang Huang\**

Department of Electrical Engineering, National Cheng Kung University (NCKU), Taiwan

In this work, sol-gel derived Mg<sub>2</sub>TiO<sub>4</sub> thin film were fabricated on Si substrate. The effect of annealing temperature on the dielectric and optical properties were investigated. The dielectric constant is estimated to be over 16 when the films after 800°C annealing. In this study, the dielectric constant and photoluminescence (PL) intensity are highly related to the crystallinity of Mg<sub>2</sub>TiO<sub>4</sub>.

#### **#1326 Structure and properties of LiBaVO<sub>4</sub> ceramics**

*Chia-Hui Su\*, Yi-Da Ho, and Cheng-Liang Huang*

Department of Electrical Engineering, National Cheng Kung University (NCKU), Taiwan

Monoclinic-structured LiBaVO<sub>4</sub> ceramics were prepared by conventional solid-state method, their physical and microwave dielectric properties were investigated as a function of sintering temperature. The forming of main phase LiBaVO<sub>4</sub> ceramics was confirmed by XRD diffraction pattern. And microstructures were observed by scanning electron microscopy (SEM). The relationships between sintering temperature and microwave dielectric properties in LiBaVO<sub>4</sub> ceramics are also discussed from 1030°C to 1150°C. The new microwave dielectric material LiBaVO<sub>4</sub> ceramics sintered at 1090°C for 4 h has a dielectric constant ( $\epsilon_r$ ) of ~13.8, a  $Q \times f$  of ~15,300 GHz (measured at 10.56 GHz), and a  $\tau_f \sim -50.3$  ppm/°C, demonstrating a candidate for microwave application.

#### **#1328 Optoelectronic properties studies of IGZO thin films deposited by pulse-DC magnetron sputtering**

*Wei-Sheng Liu\*, Chien-Lung Huang*

Department of Photonics Engineering, Yuan Ze University, Taiwan

The usage of pulse-DC sputtering for the deposition of a-IGZO thin films show an significant improvement in the structural, surface morphology, and optoelectronic properties. The pulse-DC system can be operated at low sputtering power and modulated pulse frequency for reducing the arc-damage during the deposition process. From the experimental results, IGZO thin films deposited by the



pulse-DC sputtering show higher deposition rate, and improved carrier mobility because of reduced surface roughness than those by the RF sputtering process.

### **#1330 Effect of Patterned Sapphire Substrate on the Failure Mechanism of Blue LED Chips**

*Man-Fang Huang<sup>1</sup>, Chia-Hung Sun<sup>1</sup>, Hsu-Han Yang<sup>1</sup> and Tzung-Te Chen<sup>2</sup>*

<sup>1</sup>Institute of Photonics, National Changhua University of Education, Taiwan <sup>2</sup>Electronics Optoelectronics Research Laboratory, Industrial Technology Research Institute, Taiwan

LEDs grown on patterned sapphire substrates shows better optical performance, smaller series resistance compared and better reliability with planar substrate LED. After a DC current stress, P-LED shows a slight increase in output power and driving voltage due to thermal effect. However, a slight red-shift in emission wavelength was also found during aging because of slight increase in sub-threshold current regime due to leakage shunt paths.

### **#1331 GaN Polarity Control Using Low-Temperature GaN Interlayer**

*Yuen-Yee Wong<sup>1</sup>, Franky Lumbantoruan<sup>1</sup>, Chi-Feng Hsieh<sup>2</sup>, Wei-Ching Huang<sup>1</sup>, Yue-Han Wu<sup>1</sup>, and Edward Yi Chang<sup>1</sup>*

<sup>1</sup>Department of Materials Science and Engineering, National Chiao Tung University, Taiwan

<sup>2</sup>Institute of Lighting and Energy Photonics, National Chiao Tung University at Tainan, Taiwan

Low-temperature (LT) GaN interlayer is found to promote the formation of Ga-polarity GaN film that grown on N-polarity AlN buffer layer. The LT-GaN not only improved the surface morphology, but also affected the crystal quality of GaN film. The portion of Ga-polarity and resistivity of the GaN film increased with the increase of LT- GaN thickness. GaN film with optimum crystal quality and surface morphology was achieved by using a 90-nm-thick LT-GaN interlayer.

### **#1336 High mobility microcrystalline silicon ambipolar thin-film transistors**

*Bing-Rui Wu<sup>1</sup>, Tsung-Hsien Tsai<sup>1</sup>, and Dong-Sing Wu<sup>1,2</sup>*

<sup>1</sup>National Chung Hsing University, Taiwan, <sup>2</sup>Da-Yeh University, Taiwan

Ambipolar thin-film transistors with hot-wire chemical vapor deposition prepared microcrystalline silicon channel were reported in this article. Raman spectroscopy and Hall measurement were used to analysis the material properties of microcrystalline silicon that prepared under different hydrogen flow ratios. The device qualities including threshold voltage, subthreshold slope, on-off current ratio, and effective mobility in both n- and p-channels were also discussed. Finally, the best device show showed a maximum effective mobility of 23.1 cm<sup>2</sup>/V·s in n-channel and a maximum effective mobility of 6.75 cm<sup>2</sup>/V·s in p-channe.

### **#1338 Effects on Deposition Power on Properties of Indium-Zinc Oxide Films by Radio Frequency Sputtering**

*Yih-Shing Lee, Shun-An Gu, Chih-Hsiang He*

Department of Optoelectronic System Engineering, Minghsin University of Science & Technology, Taiwan

In this study, indium-zinc oxide (IZO) thin films have been prepared at a room temperature with various deposition powers by radio frequency (r.f.) magnetron sputtering from a 90 wt.%  $\text{In}_2\text{O}_3$ –10 wt.% ZnO sintered ceramic target. Effects of deposition powers on electrical and optical properties of IZO thin films post-annealed at 400°C in nitrogen atmosphere were investigated. The chemical bonding species of IZO films with varied r.f. powers have been analyzed by using X-ray Photoelectron Spectroscopy (XPS).

#### **#1349 Ambient temperature dependence of small-signal model parameters in AlGaIn/GaN high electron mobility transistors**

*Lei Pang, Xiaojuan Chen, and Guoguo Liu*

Key Laboratory of Microelectronics Device & Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences, China

The ambient temperature ( $T_a$ ) dependence of small-signal model parameters in AlGaIn/GaN high electron mobility transistor (HEMT) is investigated over a wide temperature range from -50 °C to 150°C with the step of 50°C in this study. In the 22-element small signal equivalent circuit,  $R_g$ ,  $C_{gs}$ ,  $C_{gd}$ ,  $G_m$ ,  $G_{ds}$  and  $G_{gsf}$  are temperature dependent. Based on the linear fits, six expressions for describing the variations of them with  $T_a$  are obtained. As a result,  $T_a$  dependent small-signal model is generated, the validity of which is verified with a good agreement between the measured and simulated S parameters within the frequency range of 0.1 to 40 GHz at -25°C and 125°C.

#### **#1358 Study the mechanisms of using ZnO or Al-doped ZnO as an electron transport layer in organic photovoltaics**

*Hung-Shiuan Lin<sup>1</sup>, Chia-Chen Chang<sup>1</sup>, Tsung-Che Li<sup>1</sup>, I-Chi Ni<sup>2</sup>, Yi-Chen Liu<sup>2</sup>, Shien-Der Tzeng<sup>2</sup>, Mei-Hsin Chen<sup>1,\*</sup>*

<sup>1</sup>Department of Opto-electronic Engineering, National Dong Hwa University, Taiwan <sup>2</sup>Department of Physics, National Dong Hwa University, Taiwan

In this study, both ZnO and Al-doped ZnO (AZO) films fabricated via a non-toxic so-gel process are utilized as an electron transport layer (ETL) for organic photovoltaics (OPVs). The purpose of using ZnO or AZO as the ETL is due to their appealing optical and electronic properties. Compared with ZnO film, AZO-based OPVs enhance the conversion efficiency, improve short-circuit photocurrent density and fill factor. The AZO film has higher transmission than ZnO film, facilitate more light into active layer improves the absorption of P3HT. Moreover, the morphology of each ETL will be studied in order to realize more influenced factors related to device performance.

**#1360 Crystallization treatment before sulfurization for electrodeposited  $\text{Cu}_2\text{ZnSnS}_4$  absorbed thin films**

*Hui-Ju Chen, Shih-Hsiung Wu, Sheng-Wen Fu, and Chuan-Feng Shih*

National Cheng Kung University, Taiwan

$\text{Cu}_2\text{ZnSnS}_4$  (CZTS) Thin film have been extensively studied in recent years due to their high absorption ( $\geq 10^4 \text{ cm}^{-1}$ ) and appropriate band gap ( $\sim 1.5 \text{ eV}$ ) for photovoltaic application. Furthermore, CZTS thin films were a promising candidate for commercialization for their advantages of low cost and non-toxicity. This study presents the structural, morphological, compositional and optical characteristics of CZTS thin films that were synthesized by sulfurization of electrodeposited Cu/Sn/Zn precursors. Two different post-annealing routes were carried out and compared. The reference was kept precursors into the tube furnace at  $550^\circ\text{C}$  for 2hr. In the other approach, this process consisted of two stages with the alloying treatment first before the sulfurization, called the two-step sulfurization (TSS). It was found that alloying treatments has a significant impact on the properties of CZTS thin films, yielding uniform and dense grains with single kesterite CZTS phase.

**Poster Session 2 (Nov. 20 16:00-18:00)**

Room Poster & Exhibition (1F)

Chair: Prof. Chuan-Hsi Liu, Department of Mechatronic Technology, National Taiwan Normal University, Taiwan

**#1079 Thermal Coefficients Resistance of Carbon Nanotubes Tunneling without Polymer Incorporation**

*Cheng-Ting Shih, Fu-Siang Yang, Yu-Yen Ho and Wen-Teng Chang*

National University of Kaohsiung, Taiwan

This work measured temperature coefficient of resistance (TCR) of carbon nanotubes (CNTs) in-situ grown at electrodes with interdigital (ID) and finger-to-finger (FF) patterns. The CNTs were grown at catalytic nickel film stacked between electrode and insulator. The TCR of FF is slightly higher than that of ID. The electrical conduction variation responding to thermal heating is due to change of tunneling current between discontinuous CNTs despite of polymer-free structure. The devices responding to radiation are also due to thermal absorption on CNTs.

**#1090 Matrix layout design in GaN HEMTs on Si substrate**

*Zheng-Xing Chen<sup>1</sup>, Wen-Chia Liao<sup>1,2</sup>, Yan-Cheng Jiang<sup>1</sup>, and Yue-Ming Hsin<sup>1\*</sup>*

<sup>1</sup>Department of Electrical Engineering, National Central University, Taiwan

<sup>2</sup>Joint Research Center of NCU & Delta, Delta Electronics Inc., Taiwan

Two AlGaIn/GaN HEMTs with different device layouts were fabricated and

compared. A new matrix layout is proposed to reduce device active area while keeping drain current capability. Compared to device with single finger layout and similar drain current ( $I_{DSS} = 140$  mA), device with matrix layout only requires 55 % of device size with single finger layout.

#### **#1091 Charge-to-switch distributions in resistive switching MgO films**

*Fu-Chien Chiu\**, Chun Wang, Min-Yu Yang, Wen-Ping Chiang, Ko-Chia Liao, Hsin-Mei Wang, Yu-Jie Lin, Rong-Xun Yu

Department of Electronic Engineering, Ming Chuan University, Taiwan.

Nonpolar resistive switching was demonstrated in Pt/MgO/Pt nonvolatile memory devices. Temperature dependence of I-V curves indicated that the device current increases with temperature in low resistance state (LRS). On the contrary, the device current decreases with temperature in high resistance state (HRS). The resistive switching resulted from the electric charge of current stress on MgO films was explored. The temperature dependence of charge-to-switch was studied.

#### **#1096 Effect of Different Annealing Temperatures on Graphene/TiO<sub>2</sub> Photoelectrode**

*Jung-Chuan Chou<sup>1,2</sup>*, Chin-Hui Huang<sup>2</sup>, Yi-Hung Liao<sup>3</sup>, Yu-Jen Lin<sup>2</sup>, Chia-Ming Chu<sup>1</sup>, Li-Hong Tai<sup>4</sup>, and Yu-Hsun Nien<sup>4</sup>

<sup>1</sup>Department of Electronic Engineering, National Yunlin University of Science and Technology, Taiwan <sup>2</sup>Graduate School of Electronic Engineering, National Yunlin University of Science and Technology, Taiwan <sup>3</sup>Department of Information Management, TransWorld University, Taiwan <sup>4</sup>Graduate School of Chemical and Materials Engineering, National Yunlin University of Science and Technology, Taiwan

In this study, graphene/TiO<sub>2</sub> composite films at different annealing temperatures from 450 °C to 650 °C as acted photoelectrode of dye-sensitized solar cell (DSSC). The graphene/TiO<sub>2</sub> composite films were characterized by electrochemical impedance spectroscopy (EIS). The Nyquist plot is built to simulate the redox reaction of internal device at the hetero-junction by equivalent circuit model. It is useful to analyze the component structure and promote photovoltaic conversion efficiency of DSSC. According to the experiment results, the optimal annealing temperature of graphene/TiO<sub>2</sub> composite film was 550 °C, where the open-circuit voltage was 0.73 V, the short-circuit current density was 14.18 mA/cm<sup>2</sup>, the fill factor was 52.69 %, and the photovoltaic conversion efficiency was 5.47 %, respectively.

#### **# 1098 Wireless Sensing System Based on XBee Module for Real-Time Monitoring of Glucose**

*Jung-Chuan Chou<sup>1,2</sup>*, Jie-Ting Chen<sup>2</sup>, Yi-Hung Liao<sup>3</sup>, Ya-Li Tsai<sup>1</sup>, Chin-Yi Lin<sup>2</sup>, Ruei-Ting Chen<sup>2</sup>, and Hsueh-Tao Chou<sup>1,2</sup>

<sup>1</sup>Department of Electronic Engineering, National Yunlin University of Science and Technology, Taiwan <sup>2</sup>Graduate School of Electronic Engineering, National Yunlin University of Science and Technology, Taiwan <sup>3</sup>Department of Information Management, TransWorld University, Taiwan

In this study, the wireless sensor network (WSN) with ZigBee standard is integrated with the flexible arrayed glucose biosensor that achieves a wireless sensing system. The wireless sensing system is accomplished by the graphical language laboratory virtual instrumentation engineering workbench (LabVIEW) and the detection signals are displayed in real-time in the computer. Potentiometric electrochemical method is used to measure the output signal of potential difference between silver/silver chloride (Ag/AgCl) reference electrode and the flexible arrayed potentiometric sensor. We provide a wireless sensing system of XBee module, which has advantages of low cost, easy operation, portable device, high accuracy, real-time monitoring, and rapid detection. According to the experimental results of flexible arrayed glucose biosensor, the range of glucose solution concentration from 100 mg/dL to 500 mg/dL has good average sensitivity 0.179 mV(mg/dL)<sup>-1</sup> and linearity 0.999. The actual target in this study is to provide a wireless sensing system for ion sensing and monitoring of human physiological data.

#### **#1102 Fabrication of Homo Junction Cu<sub>2</sub>O Solar Cells by Electrochemical Deposition**

*Yu-Kuei Hsu<sup>1,\*</sup>, Jan-Rung Wu<sup>1</sup>, Yi-Jing Li<sup>1</sup>, Mei-Hsin Chen<sup>1</sup>, Ying-Chu Chen<sup>2</sup>, and Yan-Gu Lin<sup>3,\*</sup>*

<sup>1</sup>Department of Opto-Electronic Engineering, National Dong Hwa University, Taiwan <sup>2</sup>Karlsruhe Institute of Technology (KIT), Institut für Anorganische Chemie, Germany <sup>3</sup>National Synchrotron Radiation Research Center, Taiwan

Homostructural Cu<sub>2</sub>O solar cells are fabricated by the consecutive electrochemical deposition of p-Cu<sub>2</sub>O thin film, followed by n-Cu<sub>2</sub>O layer on a transparent conductive substrate. From XRD and SEM analyses, the crystalline structure and the optimum Cu<sub>2</sub>O film thickness are accomplished at the growth coulomb number of 0.135 C for n-Cu<sub>2</sub>O and the growth coulomb number of 0.208 C for p-Cu<sub>2</sub>O. Significantly, the best performance of the homo junction Cu<sub>2</sub>O cell is able to achieve the conversion efficiency of 0.42 % with Voc, Jsc, and FF being 0.42 V, 2.68 mA cm<sup>-2</sup>, and 0.38, respectively.

#### **#1110 Fabrication and Investigation of GaAs/Si Solar Cells Incorporating the Recessed Procedure**

*Chun-Yen Tseng<sup>1</sup>, Ching-Ting Lee<sup>1,\*</sup>, Oleg P. Pchelyakov<sup>2</sup>, and Valerii V. Preobrazhenskii<sup>2</sup>*

<sup>1</sup>Institute of Microelectronics, Department of Electrical Engineering, Research Center of Energy Technology and Strategy, National Cheng Kung University, Taiwan <sup>2</sup>Rzhanov Institute of Semiconductor Physics, Siberian Branch of Russian Academy of Sciences, Novosibirsk, Russia

The epitaxial structure of the GaAs solar cells was grown on the Si wafer using molecular beam epitaxial system (MBE). The periodic hole-array bottom electrode was fabricated on the Si wafer using the recessed procedure to reduce the transport path of the photo-generated carriers in the GaAs/Si solar cells. The associated series resistance and the illuminated current density-voltage curves were measured to investigate the function of the periodic hole-array bottom electrode. The periodic hole-array bottom electrode is beneficial to the extraction of the photo-generated carriers, and which contributed to an increase in the photocurrent and the fill factor. The corresponding conversion efficiency enhancement of 21.4% for the GaAs/Si solar cells using the periodic hole-array bottom electrode was obtained.

#### **#1117 RF Performance Evaluation of Wide-Drain LDMOS Transistors with Various Drift Doping Concentrations**

*Bo-Yuan Chen<sup>1,2</sup>, Kun-Ming Chen<sup>1</sup>, Guo-Wei Huang<sup>1,3</sup>, Yi-Jia Chen<sup>4</sup>, Hsin-Hui Hu<sup>4</sup>, and Edward-Yi Chang<sup>2</sup>*

<sup>1</sup>National Nano Device Laboratories, Taiwan <sup>2</sup>Dep. of Materials Science and Engineering, National Chiao Tung University, Taiwan <sup>3</sup>Dep. of Electronics Engineering, National Chiao Tung University, Taiwan <sup>4</sup>Inst. Comput. Commun. Eng., National Taipei University of Technology, Taiwan

RF characteristics of wide-drain laterally diffused metal-oxide-semiconductor (LDMOS) transistors with various drift doping concentrations are presented. The wide-drain LDMOS exhibits a lower on-resistance and better RF performances compared to conventional multifinger one. The performance improvements by wide-drain structure are more apparent for device with a lower drift doping concentration. The transconductance and gate capacitances are also extracted to demonstrate these observations.

#### **#1118 Preparation of Oxidized Si-Nanoparticle Thin Films for Development of Ultra-Violet Sensing Devices**

*Kuen-Hsien Wu, Chong-Wei Li, and Chia-Chun Tang*

Department of Electro-Optical Engineering, Southern Taiwan University of Science and Technology, Taiwan,

Oxidized Si nano-particle (OSNP) thin films had been prepared by rapid-thermally oxidizing the nano-porous silicon films that were formed on Si substrates by use of an anodization technology. The prepared OSNP films exhibited high photoresponsivity of 130 mA/W for incident wavelength of 350 nm. Photodiodes based on the OSNP films obtained high photocurrent of 3.24 mA/cm<sup>2</sup> and large photo-to-dark current ratio of 300. Therefore, the developed OSNP thin films were promising for development of ultra-violet (UV) photodetectors.

#### **#1128 Characterization of system Mn-doped GaN solar cells operated under concentrated light**

Po-Cheng Chen<sup>1</sup>, Jinn-Kong Sheu<sup>1,2</sup>, Zong-Sheng Zeng<sup>1</sup>, Ming-Lun Lee<sup>3</sup>, Yu-Hsiang Yeh<sup>1</sup>, Po-Hsun Liao<sup>1</sup>, and Wei-Chih Lai<sup>1</sup>

<sup>1</sup>Department of Photonics & Advanced Optoelectronic Technology Center, National Cheng Kung University, Taiwan <sup>2</sup>Research Center for Energy Technology and Strategy & Center for Micro/Nano Science and Technology, National Cheng Kung University, Taiwan <sup>3</sup>Department of Electro-Optical Engineering, Southern Taiwan University of Science and Technology, Taiwan

GaN-based solar cells with Mn-doped absorption layer grown by metal-organic vapor-phase epitaxy were investigated. Under one-sun condition, a slight decrease in an open circuit voltage was observed in the Mn-doped devices compared with those of Mn-free samples. However, a prominent increase in the short circuit current density resulted in a significant enhancement of the overall conversion.

### **#1136 Enhancing Crystalline Silicon Solar Cells Efficiency Using Hydrothermally Grown ZnO nanostructures**

Yung-Chun Tu<sup>1</sup>, Shui-Jinn Wang<sup>1,2</sup>, Chien-Hung Wu<sup>3</sup>, Jhen-Siang Wu<sup>1</sup>, Chien-Hsiung Hung<sup>1</sup>, and Tseng-Hsing Lin<sup>1</sup>

<sup>1</sup>Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, Taiwan <sup>2</sup>Advanced Optoelectronic Technology Center, National Cheng Kung University, Taiwan <sup>3</sup>Department of Electronics Engineering, Chung Hua University, Taiwan

In this work, the use of a novel antireflection structure (ARS) of ZnO nanotube (ZnO NT) arrays to improve the efficiency of crystalline Si solar cells is proposed and demonstrated. Compared to regular solar cell (SC) with Si<sub>3</sub>N<sub>4</sub>/micro pyramids ARS and to the cell with additional ZnO nanowire (ZnO NW) arrays atop, the proposed SCs with ZnO NT arrays show increases in  $\Delta\eta/\eta_{\text{regular-SC}}$  by 27.6% and 1.2%, respectively. The improvement is attributed to the use of tubing type arrays could not only maximize the light transmission but also boost the angular randomization of incident sunlight.

### **#1140 Contact Resistance Improvement on WSe<sub>2</sub> Layered Structure by Rapid Thermal Annealing**

Meng-Wei Lin<sup>1</sup>, Hung-Yi Chen<sup>1</sup>, Yen-Teng Ho<sup>1</sup>, Yung-Ching Chu<sup>1</sup>, Lin-Lung Wei<sup>1</sup>, Hung-Ru Hsu<sup>2</sup> and Edward-Yi Chang<sup>1,\*</sup>

<sup>1</sup>National Chiao Tung University, Taiwan <sup>2</sup>Industrial Technology Research Institute, Taiwan

The contact resistance of source/drain is one of the most crucial issue of two-dimensional (2D) material field effect transistor (FET). In this study, we evaporated Pd metal as contact electrode on WSe<sub>2</sub> thin film and executed the rapid thermal annealing (RTA) process to reduce contact resistance. From the I-V measurements of transmission line model (TLM), the drain current biased at 5V are enhanced with 30sec and 60sec @400°C RTA by 123% and 300%, respectively. The contact resistance on WSe<sub>2</sub> layer can be effectively improved by RTA process.

**#1151 Double Self-Aligned 4H-SiC DMOSFETs**

*Jheng-Yi Jiang and Chih-Fang Huang*

Institute of Electronics Engineering, National Tsing Hua University, Taiwan

A 4H-SiC DMOSFET is realized by a double self-aligned process to reduce the cell pitch. The channel length of the device is shrunk by a self-aligned oxidation process and the cell pitch is reduced by an ohmic contact metal self-aligned process. By reducing the cell pitch, the best measured specific on resistance is  $85 \text{ m}\Omega \cdot \text{cm}^2$  for a  $30 \mu\text{m}$  epi-layer device. A single zone JTE is used around the device perimeter to enhance the breakdown voltage. In this study, the best measured breakdown voltage is 2240 V.

**#1161 Research of  $\text{TiO}_2$ -Based Flexible Selector for Resistive Switching Memory and its Maximum Readout Margin in Double-Layered Crossbar Array**

*Han-Tang Lee, Chang-Yu Chen, Shuo-Wen Tsai, and Chun-Chieh Lin\**

Department of Electrical Engineering, National Dong Hwa University, Taiwan

1S1R structure can suppress sneak-path current passing through the unselected bits at the crossbar array. In this work, the Ni/ $\text{TiO}_2$ /Ni flexible selector has good rectified characteristics. For getting the maximum readout margin, we simulate the I-V curve in 1S1R structure with the Al/ $\text{Al}_2\text{O}_3$ / $\text{TiO}_2$ /Al resistive switching memory. The result shows that the readout margin of the double-layered crossbar array can up to  $2^8 \times 2^8$  matrixes. The Ni/ $\text{TiO}_2$ /Ni flexible selector shows a good rectified property in the crossbar array.

**#1182 Electrical conduction mechanisms of Ni/Boron-doped Zinc Oxide(BZO)/TaN structure**

*Fu-Chien Chiu\*, Wen-Ping Chiang, Chih-Chi Chen, Chun Wang, Min-Yu Yang, Ko-Chia Liao, Hsin-Mei Wang, Yu-Jie Lin, Rong-Xun Yu*

Department of Electronic Engineering, Ming Chuan University, Taiwan

Let explore the Electrical conduction mechanism of Ni/Boron-doped Zinc Oxide (BZO)/TaN structure. Based on the temperature dependence of  $J$ - $E$  characteristics, the conduction mechanisms in BZO films are dominated by the hopping conduction and Schottky emission at low-temperatures and high-temperatures, respectively. Simulation results show that the trap spacing, trap energy level and refractive index in HRS are around 1.24 nm, 0.73 eV and 1.7, respectively.

**#1188 Flexible green and red inverted organic light-emitting diodes based on Mo-doped GaZnO cathode**

*Jun-Lin Huang<sup>1</sup>, Chia-Chi Yeh<sup>1</sup>, Hao-Che Kao<sup>1</sup>, Szu-Wei Wu<sup>1</sup>, Chih-Hao Chang<sup>1,\*</sup>, Hsin-Hua Chang<sup>2,\*</sup>*

<sup>1</sup>Department of Photonics Engineering, Yuan Ze University, Taiwan



<sup>2</sup>Department of Electro-Optical Engineering, Vanung University, Taiwan

Inverted OLEDs have drawn considerable attention for use in active-matrix OLED displays because of their easy integration with n-channel thin film transistors. In this study, a novel transparent conductive oxide which combining molybdenum and GZO (MGZO) has been developed. Flexible green and red phosphorescent inverted OLEDs based on MGZO anode achieved high efficiencies of 17.9% and 8.9%, respectively.

#### **#1214 EGME process of $\text{Cu}_2\text{ZnSn}(\text{S},\text{Se})_4$ absorbers for thin-film solar cell**

*Yu-Yun Wang, Chia-Wen Chang, Shih-Hsiung Wu, Hung-Ru Hsu, Chou-Cheng Li, Sheng-Wen Chan, Lih-Ping Wang, and Tsung-Shin Wu*

Green Energy and Environment Research Laboratories, Industrial Technology Research Institute, Taiwan

A quite simple and low-cost non-vacuum sol-gel solution method to deposit thin films of  $\text{Cu}_2\text{ZnSn}(\text{S},\text{Se})_4$  (CZTS,Se) as absorber layers was investigated. The thin films were prepared by spin-coating layers of ether solutions containing Cu, Zn, Sn salts and thiourea as precursors, which were annealed in sulfur or selenium atmosphere to convert into CZTS or CZTSe layers. The influence of initial composition ratios was studied. The Sn and partial Zn contents tend to decrease in both sulfurization and selenization, because of the partial evaporation of volatile compounds during annealing process. When the initial composition ratios were Zn-poor ( $\text{Zn}/\text{Sn} < 1.1$ ), the zinc contents tend to increase after annealing. The suitable composition ratios of solutions for sulfurization and selenization processes are different. Using the optimized ratios precursor solutions, high-quality CZTS(Se) films were obtained. A solar cell exhibits power conversion efficiency of 2.7% were achieved for copper poor and zinc rich CZTSe absorbers.

#### **#1216 Efficient exciplex-based white organic light-emitting diodes**

*Szu-Wei Wu<sup>1</sup>, Hao-Che Kao<sup>1</sup>, Chia-Chi Yeh<sup>1</sup>, Chih-Hao Chang<sup>1,\*</sup>, Hsin-Hua Chang<sup>2,\*</sup>*

<sup>1</sup> Department of Photonics Engineering, Yuan Ze University, Taiwan

<sup>2</sup> Department of Electro-Optical Engineering, Vanung University, Taiwan

Recently, exciplex had drawn intensive interest because of its potential for employing as an emitting host in organic light-emitting diodes (OLEDs). In this study, we successfully demonstrated that efficient white OLEDs with exciplex host achieves maximum efficiencies of 15.6cd/A and 16.3 lm/W.

#### **#1217 Deposition of ZnO Nanoparticles on Cellulose Paper with Zinc Acetate Surface Pretreatment by Ultrasonic Spray**

*You-Lin Wu<sup>1</sup>, Shih-Hung Lin<sup>2</sup>, Yu-Cheng Cheng<sup>1</sup>, and Jing-Jenn Lin<sup>3</sup>*

<sup>1</sup>Department of Electrical Engineering, National Chi Nan University, Taiwan <sup>2</sup>Department of Biomedical Engineering, Hungkuang University, Taiwan <sup>3</sup>Department of Applied Materials and

Optoelectronic Engineering, National Chi Nan University, Taiwan

A zinc acetate surface pre-treatment by ultrasonic spray is proposed for the ZnO paper fabrication in this work. It is found that an ultrasonic sprayed surface pretreatment of zinc acetate at 150 °C is helpful for depositing more ZnO nanoparticles onto the cellulose paper and higher Zn/O ratios of the deposited nanoparticles can be obtained.

#### **#1218 Study of Radiation Hardness of HfO<sub>2</sub>-based Resistive Switching Memory at Nanoscale by Conductive Atomic Force Microscopy**

*You-Lin Wu<sup>1</sup>, Shih-Hung Lin<sup>2</sup>, Yu-Huei Huang<sup>1</sup>, and Jing-Jenn Lin<sup>3</sup>*

<sup>1</sup>Department of Electrical Engineering, National Chi Nan University, Taiwan <sup>2</sup>Department of Biomedical Engineering, Hungkuang University, Taiwan <sup>3</sup>Department of Applied Materials and Optoelectronic Engineering, National Chi Nan University, Taiwan

A top-electrodeless resistive switching memory (RRAM) with HfO<sub>2</sub>/Ti/Mo structure was fabricated. The metal Mo substrate was used to provide a solid support as well as good Ohmic contact with the substrate holder. Conductive atomic force microscopy (CAFM) with a Au-coated Si tip was used to measure the resistive switching characteristics of the RRAM device before and after Co<sup>60</sup>  $\gamma$ -ray irradiation. It is found that the set voltage ( $V_{set}$ ), forming voltage ( $V_{forming}$ ), resistance of high resistance state (RHRS) and low-resistance state (RLRS) all exhibit large variation after Co<sup>60</sup>  $\gamma$ -ray irradiation. Although the post-irradiated RHRS/RLRS ratio is larger than 10<sup>4</sup> and making the device has excellent noise margin, the HfO<sub>2</sub>-based RRAM is still not actually radiation hard for practical use.

#### **#1219 Fabrication of Intrinsic Layer by Hydrogen Dilution Method on the Characteristics of a-Si:H Thin-film Solar Cells**

*Bo-Han Ho, Yeu-Long Jiang*

Graduate Institute of Optoelectronic Engineering and Department of Electrical Engineering, National Chung Hsing University, Taiwan

The i-layer of hydrogenated amorphous silicon (a-Si:H) p-i-n thin-film solar cells were prepared by 13.56 MHz plasma enhanced chemical vapor deposition (PECVD). Hydrogen dilution ratio ( $R = [H_2]/[SiH_4]$ ) was changed from R6 to R10. The optical properties of the films were measured by spectroscopic ellipsometer (SE) to identify the film qualities. Increasing R from 6 to 10, the  $E_g$  was increased, but the absorption coefficient ( $\alpha$ ) was reduced. R6, R8 and R10 conditions were used to fabricate the i-layers of a-Si:H p-i-n solar cells. R6 and R8 i-layer solar cells had high  $\alpha$  and low defect density, which obtained high short-circuit current density ( $J_{sc}$ ) and efficiency ( $\eta$ ). for R10 i-layer solar cell had high optical band gap ( $E_g$ ) and low  $\alpha$  of visible light, which led to the increase of  $V_{oc}$ , but the decrease of the  $J_{sc}$  and  $\eta$ . The  $E_g$  and  $\alpha$  of the intrinsic layer should be optimized to obtain the suitable

$J_{sc}$  and  $V_{oc}$  to improve the performance of a-Si:H solar cell.

#### **#1220 The effect of various concentrations of PVDF-HFP polymer-gel electrolyte for dye-sensitized solar cell**

*Ho-Chun Hsu<sup>1</sup>, Chiu-Hui Lien<sup>2</sup>, Hsueh-Tao Chou<sup>2</sup>, and Shi-Ting Chen<sup>2</sup>*

<sup>1</sup>Department of Engineering Science and Technology, National Yulin University of Science and Technology, Taiwan <sup>2</sup>Department of Electronic Engineering, National Yulin University of Science and Technology, Taiwan

The PVDF-HFP gel electrolytes were successfully used for the fabrication of DSSCs. In this study, we have prepared liquid electrolyte, add gel electrolytes of 5 wt % PVDF-HFP and 10 wt % PVDF-HFP, respectively, in which the power converting efficiency and electrochemical impedance spectra (EIS) of the cells were measured. As the results shown, the short circuit current density ( $J_{sc}$ ) was descended as the increase of the concentrations of PVDF-HFP, from 11.55 mA/cm<sup>2</sup> to 10.22 mA/cm<sup>2</sup>. The ionic diffusion impedance for the redox-couple ( $I/I_3^-$ ) in the gel electrolyte were also increased as the concentration of PVDF-HFP from 0.61  $\Omega$  to 1.15  $\Omega$ . It would be caused by the decreased of  $I_3^-$  diffusion rate in electrolyte due to the viscosity of gel electrolyte increased by concentrations of PVDF-HFP.

#### **#1221 Fabrication of TiO<sub>2</sub> compact layer precursor at Various Reaction Times for Dye Sensitized Solar Cells**

*Hsueh-Tao Chou<sup>1</sup>, Ke-Ming Lin<sup>1</sup>, Ho-Chun Hsu<sup>2</sup>*

<sup>1</sup>Department of Electronic Engineering, National Yunlin University of Science and Technology, Taiwan <sup>2</sup>Department of Engineering Science and Technology, National Yunlin University of Science and Technology, Taiwan

A compact layer is used to increase the photoelectric conversion efficiency on DSSCs due to it can improve the transparent conduction oxides (TCOs) surface and prevent the electrolyte from directly contacting the ITO (Indium Tin Oxide) substrate. In this study, DSSCs with compact layer reacting for three hours are compared to those without compact layer, where the short-circuit current, fill factor, and solar energy conversion efficiency are improved by 15%, 3%, and 29%, respectively. Based on electrochemical impedance spectra (EIS) measurements, we understand that the compact layer can decrease the charge interfacial resistance and the leakage current due to that the dense TiO<sub>2</sub> nanoparticles can effectively prevent the charge from transporting from the photoanode to the ITO substrates. By comparison of the compact layer reacting for different time, the photoelectric conversion efficiency of DSSCs with a compact layer reacting for 3 hours is higher than that for 24 hours.

#### **#1224 Self-assembly of Gold Nanoparticles to Modify ITO Electrodes with different surface modifying agents: MPTMS, APTES**

*Hsueh-Tao Chou<sup>1</sup>, Che-Wei Liu<sup>1</sup>, Ho-Chun-Hsu<sup>2</sup>, Tien-Ming Wu<sup>2</sup>*

<sup>1</sup>Department of Electronic Engineering, National Yunlin University of Science and Technology, Taiwan <sup>2</sup>Engineering Science and Technology, National Yulin University of Science and Technology, Taiwan

Gold nanoparticles have been made by self-assembly method on ITO glass modified with different organosilane (MPTMS, APTES) at various self-assembly time(4, 8 and 12 hours). The surface properties have been investigated by using UV-vis spectroscopy. The results show that the –NH<sub>2</sub> functionality in the APTES binder molecule is favourable for large amount of AuNPs. Systematic CV measurements of Fe(CN)<sub>6</sub><sup>3-/4-</sup> in 0.1 M KCl revealed that the influence of the binder molecule on the electronic transfer reaction is not negligible:  $k^0$  increases with the increase of nanoparticles grafting time and a smaller  $\Delta E_p$  is obtained. The AuNPs-APTES/ITO electrodes have better electron transfer and electrocatalytic activity.

#### **#1229 Performance improvement and durability test of titanium-substrate dye-sensitized solar cells**

*Qiao-Zhi Guan\*, Ming-De Lu, Yung-Liang Tung*

Green Energy and Environment Research Laboratories, Industrial Technology Research Institute, Taiwan

The back-illuminated DSSC sub-modules with high reliability, performance, and durability were fabricated .The effects of (a) thickness of TiO<sub>2</sub>, (b) post-treatment of WEs (b) gap of CE and WEs, (c) concentration of iodine and (d) transparency of counter electrode were investigated. The conversion efficiency ( $\eta$ ) of the DSSC sub-modules with low-volatility electrolytes was 6.55 %. After more than 1000 hours under one sun light soaking and 60 °C environment condition, the conversion efficiency maintained 95 % performance.

#### **#1236 Crystalline behavior of two-stage heat treatment on printed CZTS films**

*Shih-Hsiung Wu<sup>1,2</sup>, Chuan-Feng Shih<sup>2\*</sup>, Yu-Yun Wang<sup>1</sup>, Chia-Wen Chang<sup>1</sup>, Chou-Cheng Li<sup>1</sup>, Sheng-Wen Chan<sup>1</sup>, Hung-Ru Hsu<sup>1</sup>, Chung-Shin Wu<sup>1</sup>*

<sup>1</sup>Green Energy and Environment Research Laboratories, Industrial Technology Research Institute, Taiwan <sup>2</sup>Department of Electrical Engineering, National Cheng Kung University, Taiwan

The Cu<sub>2</sub>ZnSnS<sub>4</sub> (CZTS) precursor was printed on Mo-coated glass substrates. The crystallized Cu<sub>2</sub>ZnSn(S,Se)<sub>4</sub> (CZTSSe) films were obtained through two-stage heat treatments. The one-stage CZTSSe film that was selenized without pre-sulfurization had a bi-layer structure, in which the fine grains (about 50 nm) emerged near the bottom Mo. Contrarily, the two-stage CZTSSe film that was selenized with pre-sulfurization showed compact and large grains (about 1  $\mu$ m) throughout. During pre-sulfurization process, Cu<sub>2</sub>SnS<sub>3</sub> phase and non-crystalline

Zn-S compound were formed. After high temperature selenization process, the rapid grain growth enhanced the formation of high quality CZTSSe films. The resulted efficiency of CZTSSe solar cell was 2.88 %.

#### **#1238 A Single Molecule-Active-Layered WOLED with 3.6% External Quantum Efficiency via Employing Excimer Fluorescence**

*Chang-Hsuan Chen<sup>1</sup>, Chun-Shu Lee<sup>1</sup>, Wen-Yi Hung<sup>1</sup>, Ying-Hsiao Chen<sup>2</sup> and Pi-Tai Chou<sup>2</sup>*

<sup>1</sup>Institute of Optoelectronic Sciences, National Taiwan Ocean University, Taiwan <sup>2</sup>Department of Chemistry, National Taiwan University, Taiwan

A highly emissive blue fluorescent molecule, Cz9PhAn, was found to emit a panchromatic white light spectrum (400-750 nm) in film, powder and single crystal, in which an additional fluorescence band at ~550 nm was assigned as the excimeric exciton emission. Exploiting Cz9PhAn as the single emitter, a white organic light emitting diode (WOLED) was fabricated with a maximum external quantum efficiency ( $\eta_{\text{ext}}$ ) of 3.6% at 1000 cd m<sup>-2</sup> (4.2 V) with CIE coordinates of (0.30, 0.33). This non-doped, single component WOLED significantly reduces the complexity of the fabrication process and hence renders a green and cost-effective alternative among the contemporary display/lighting technologies.

#### **#1244 Laser-induced Protrusion on Ultra-thin Graphite for Field Emission**

*Kuang-Yu Wang, Wan-Lin Tsai, Po-Yu Yang, and Huang-Chung Cheng*

Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan

Ultra-thin graphite was successfully synthesized on Ni film by thermal CVD. The thickness of UTG could be modified via H<sub>2</sub>/C<sub>2</sub>H<sub>4</sub> ratios, growth time, and cooling rate. No noticeable field emission for pristine UTG even under the field of 5.5 V/μm. As the laser power density of 200 mJ/cm<sup>2</sup> was applied, L-UTG exhibited better field emission properties with turn-on field of 2.5 V/μm. Laser power density should be under proper modulation to make protrusions on UTGs. Power density under the threshold value provided insufficient emission sites for field emission. However, excess power density may cause damage on surface of UTG and reduce the current density.

#### **#1248 High Thermal-Stable Glass-Based Phosphors for High-Power White Light-Emitting Diodes**

*Jin-Kai Chang, Li-Yin Chen\*, Wei-Chih Cheng, Jhih-Ci Huang, I-Yin Kuo and Wood-Hi Cheng*

Department of Photonics, National Sun Yat-Sen University, Taiwan

In this study, we demonstrate phosphor doped glass (PDG) with excellent thermal stability and color rendering properties, which is suitable for high-power white light-emitting diodes (WLEDs). The quantum efficiency (QE) and color rendering index (CRI) was 55.6% and 85, respectively. The PDG shows great thermal and

damp resistance. The PDG can be potentially used as phosphor-converted layer for high-power WLEDs.

#### **#1249 Formation of Polycrystalline-Germanium Thin Film via Solid-Phase Crystallization with and without Capping Layer**

*Ming-Hui Huang, Chan-Yu Liao, Yu-Ren Li, Ching-Yu Huang and Huang-Chung Cheng*

Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan

This work investigated the crystallization and thermal loss of amorphous germanium (a-Ge) thin film via solid-phase crystallization (SPC) with different process parameters. The effect of oxide capping layer during high temperature annealing was also investigated in this work.

#### **#1253 Efficient Inverted Organic Solar Cells with Nano-Structured “Quasi-Bilayer” Interfaces**

*Jung-Hao Chang, Kuan-Chen Chen, Wei-Ching Huang, Zheng-Yu Huang, Wei-Chieh Lin, Hao-Wu Lin\**

Dept. of Materials Science and Engineering, National Tsing Hua University, Taiwan

We demonstrate the halogen-free solvent fabrication of “quasi-bilayer” inverted organic photovoltaic devices. The inferior solubility of pristine fullerene in non-halogenated solvents is utilized to control the interpenetration of upper polymeric donor layers with bottom fullerene layers. Island-like nano-morphologies are revealed by SEM and TEM. Correlation between device performance and thin-film nano-morphology is observed. High efficiencies of up to 6.55% and 7.15% were observed for PBDTTT-C-T and PTB7 cells, respectively.

#### **#1256 Vacuum Deposited Perovskite Solar Cells Fabricated with Substrate Heating Technique**

*Sheng-Yi Hsiao<sup>1</sup>, Chang-Wen Chen<sup>1</sup>, Hao-Wu Lin<sup>1</sup>*

<sup>1</sup>Department of Materials Science and Engineering, National Tsing Hua University, Taiwan

A novel vacuum-deposition and substrate heating method to fabricate organometal halide perovskite solar cells is developed. Uniform and highly crystalline perovskite thin films with very high surface coverage are produced. By fabricating with optimized substrate temperature of 75 °C, the cells deliver maximum efficiency exceeding 15%.

#### **#1259 Silver Nanowire PEDOT:PSS Composite Transparent Electrodes for Efficient ITO-Free Organic Solar Cells**

*Kai-Ming Chiang, Wei-Jung Chi, and Hao-Wu Lin\**

Dept. of Materials Science and Engineering, National Tsing Hua University, Taiwan

In this study, we combine Poly(3,4-ethylene dioxythiophene):poly(styrenesulfonate) (PEDOT:PSS) and silver nanowires (AgNWs) to fabricate a

highly conductive film as indium tin oxide replacement in optoelectronic devices. Different from traditional approaches, only very small amount of AgNWs are mixed in PEDOT:PSS, resulting to a loose connected networks. We find that loose connected AgNWs in the PEDOT:PSS matrix can effectively improve the conductivity of the conductive polymer-based electrode. By utilizing these electrodes in the optoelectronic devices, we demonstrate efficient P3HT:PCBM organic solar cells with power conversion efficiency up to 4.2%.

#### **#1260 Device Fabrications and Characterizations of Inverted Organic Solar Cells Using Polyethylenimine Ethoxylated Cathode Interlayers**

*Xue-Qian You<sup>1</sup>, Chih-Ting Yeh<sup>1</sup>, Chih-I Wu<sup>2</sup>*

<sup>1</sup>Graduate Institute of Electro-optical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taiwan <sup>2</sup>Department of Electrical Engineering, Graduate Institute of Electro-optical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taiwan

The solar cells investigated in this thesis are fabricated in inverted structures with P3HT:ICBA as the active layer. First, we optimize the PEIE cathode interlayer, and the efficiency can reach 5.23% after optimization. The PEIE layer lowers the ITO work function (WF), and can be used as a cathode. Then, the AZO layer is introduced in the devices along with PEIE to modify the WF and make the active layer junction smoother and the PCE achieves 5.72%. UPS measurements on PEIE-coated ITO or AZO film show the consequence of WF modification. AFM measurements were also carried out to figure out the morphology of these layers.

#### **#1266 Modeling and Simulation of Flexible Oxide Thin Film Transistors**

*Dongseok Shin, Sang Myung Lee and Ilgu Yun*

<sup>1</sup>Department of Electrical and Electronic Engineering, Yonsei University, Republic of Korea

Electrical characteristic of amorphous indium gallium zinc oxide (a-IGZO) thin film transistors (TFTs) on flexible substrate are investigated with various channel width and length. Its electrical properties according to the physical dimension of the channel are analyzed through Technology Computer-Aided Design (TCAD) simulation.

#### **#1267 The Experiment Observation of Dynamic Bending Stress Test of Flexible a-IGZO TFTs with Various Bending Radius**

*Sang Myung Lee, Dongseok Shin, and Ilgu Yun*

Department of Electrical and Electronic Engineering, Yonsei University, Republic of Korea

As one of the next-generation display, the flexible display is the most attractive one. For that, people researches through various ways such as changing the materials or structure of the thin-film-transistors (TFTs). To use these flexible TFT devices, we should study about the characteristics of the flexible TFTs with various

stresses such as mechanical stress, bias stress, light stress and so on. So, in this paper, we observed the electrical effect of the mechanical stress on amorphous IGZO TFT with various bending radius and cycles. And we called this experiment as a folding stress test because the bending radius is less than 3R.

#### **#1269 Deposited a-Si:H solar cells by modulation initial gas flow of i-layer**

*Chia-Hung Chang, Yeu-Long Jiang\**

Graduate Institute of Optoelectronic Engineering and Department of Electrical Engineering, National Chung Hsing University, Taiwan

The hydrogenated amorphous silicon (a-Si:H) p-i-n thin-film solar cells were fabricated using 13.56 MHz plasma enhanced chemical vapor deposition (PECVD) technique by modulation initial gas flow for i-layer deposition. The initial gas flow was controlled using H<sub>2</sub> fill up vacuum chamber to reach the target pressure, and then the SiH<sub>4</sub> gas flow was step increased before and after plasma ignition. The results showed that increasing the waiting and delay time could increase the open-circuit voltage ( $V_{oc}$ ) and fill factory ( $FF$ ). Step increasing SiH<sub>4</sub> gas changed the hydrogen dilution ratio, which had the functions of hydrogen passivation on the surface of the p-layer, and reduction the high dissociation of SiH<sub>4</sub> in plasma. The film density could be increased and the defects would be reduced. Increasing the wetting and delay time of step increasing of SiH<sub>4</sub> gas flow could improve the performance of solar cells. The solar cell fabricated by waiting time (-79s) and delay time (+104s) could obtain the energy conversion efficiency of 7.05%,  $V_{oc}$  of 0.873 V, short-circuit current density of 11.62mA/cm<sup>2</sup>, and  $FF$  of 69.5%.

#### **#1270 Highly Efficient Exciplex For Green OLED**

*Pin-Yi Chiang<sup>1</sup>, Wen-Yi Hung<sup>1</sup>, Shih-Wei Lin<sup>2</sup>, Ken-Tsung Wong<sup>2</sup>*

<sup>1</sup>Institute of Optoelectronic Sciences, National Taiwan Ocean University, Taiwan

<sup>2</sup>Department of Chemistry, National Taiwan University, Taiwan

A simple green emission exciplex device with an external quantum efficiency as high as 12.4 % has been successfully achieved by combining hole-transporting DSDTAF and electron-transporting 3N-T2T. The high-performance OLED was from the effective harvest of exciplex triplet excitons via reverse intersystem crossing process.

#### **#1272 Efficient Thermally Activated Delayed Fluorescence Material for Blue Organic Light Emitting Diodes**

*Jhen-De Lee<sup>1</sup>, Chun-Shu Lee<sup>1</sup>, Wen-Yi Hung<sup>1</sup>, Shuo-Hsien Cheng<sup>2</sup>, Ken-Tsung Wong<sup>2</sup>*

<sup>1</sup> Institute of Optoelectronic Sciences, National Taiwan Ocean University, Taiwan

<sup>2</sup> Department of Chemistry, National Taiwan University, Taiwan

An organic light emitting diode based on thermally activated delayed fluorescence (TADF) has been produced using a star-shaped 1,3,5-triazine core with



carbazole peripheral groups (pTCz) as an emitter, which exhibited a maximum external quantum efficiency of 5.3% with CIE (0.15, 0.18).

#### **#1282 Investigation of Graphene Nanosheets as Counter Electrodes for Dye-Sensitized Solar Cells**

*Chih-Hung Tsai\**, Chih-Han Chen, Yu-Chen Hsiao, Ping-Yuan Chuang, and Po-Hsi Fei

Department of Opto-Electronic Engineering, National Dong Hwa University, Taiwan

In this paper, graphene nanosheets were prepared on FTO substrates as counter electrodes for DSSCs. Graphene nanosheets+Pt and Pt counter electrodes were characterized for their physical and electrochemical properties and were used to fabricate DSSCs. The photocurrent density-voltage (J-V) characteristics of the DSSCs were measured under illumination of the simulated AM 1.5G solar simulator. The  $J_{sc}$ ,  $V_{oc}$ , and fill factor of the DSSC based on conventional Pt counter electrode are  $14.56 \text{ mA/cm}^2$ , 0.70 V and 0.70, respectively, yielding an overall efficiency of 7.13%. Under the same condition, the DSSC based on graphene nanosheets+Pt counter electrodes showed enhanced  $J_{sc}$  ( $16.89 \text{ mA/cm}^2$ ) and efficiency (8.16%). Power conversion efficiency of the DSSC was enhanced by ~14% with using the graphene nanosheets+Pt counter-electrodes.

#### **#1285 The Comparison of CZTSe Thin-film Solar Cells Grown on Various Back-contact Materials**

Jui-Fu Yang<sup>1,2</sup>, Fang-I Lai<sup>1\*</sup>, Shou-Yi Kuo<sup>2</sup>

<sup>1</sup>Department of Photonics Engineering, Yuan-Ze University, Taiwan

<sup>2</sup>Department of Electronic Engineering, Chang Gung University, Taiwan

$\text{Cu}_2\text{ZnSnSe}_4$  (CZTSe) thin films were synthesized on different substrates by sputtering Cu, Zn, and Sn precursor: selenization. In order to achieve high efficiency semi-transparent and bifacial devices, understanding of the interfacial properties at the CZTSe/TCO boundary is one of the most important issues. In this paper, morphological changes of CZTSe films for each heat treatment step were investigated with respect to the kinds of glass substrates: bare, Mo-coated, Indium Tin Oxide (ITO), and F-doped  $\text{SnO}_2$  (FTO) soda-lime glasses. It was found the deterioration in cell performance was due to reduction in the fill factor (FF) originating from the increased resistivity of the TCOs. SIMS, XRD, and Hall measure analyses revealed that the increased resistivity was mainly attributable from the crystal changed of ITO, and the FTO undesirable formation at the CZTSe/FTO interfaces.

#### **#1286 Investigation of Surface Passivation for CIGS Solar Cells Formed by AP-PECVD Selenization**

Chien-Hung Wu<sup>1\*</sup>, Kow-Ming Chang<sup>2</sup>, Bo-Wen Huang<sup>2</sup>, Po-Ching Ho<sup>2</sup>, Hao-Jhong Li<sup>2</sup>, Tai-Yuan Chang<sup>2</sup>, Jui-Mei Hsu<sup>3</sup>, Kuo-Hui Yang<sup>3</sup>, Chien-Hsiung Hung<sup>4</sup>, and Shui-Jinn Wang<sup>4</sup>

<sup>1</sup>Department of Electronics Engineering, Chung Hua University, Taiwan <sup>2</sup>Department of Electronics Engineering, National Chiao Tung University, Taiwan <sup>3</sup>Mechanical and Systems Research Laboratories, Industrial Technology Research Institute, Taiwan <sup>4</sup>Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, Taiwan

In this thesis, different crystalline selenium thin films were deposited by atmospheric plasma enhanced chemical vapor deposition (AP-PECVD) on In/Cu<sub>3</sub>Ga precursor layer. Additionally, the CIGS thin films were placed into chemical solutions to carry out the experiments of surface passivation, including thioacetamide (TAM) and Ga-S. We analyze the elements composition of the CIGS thin films surface by XPS analysis. The experiments show the CIGS thin film was passivated by TAM liquid, and the best conversion efficiency of the solar cell device is 9.6%.

### **#1297 Analysis of MoOx as hole injection layer in OLEDs via synchrotron induced radiation photoemission spectroscopy**

*Chia-Shou Li<sup>1</sup>, Guo-Kai Liao<sup>1</sup>, Jung-Hung Chang<sup>1</sup> and Chih-I Wu<sup>1,2</sup>*

<sup>1</sup>Graduate Institute of Photonics and Optoelectronics, National Taiwan University, Taiwan

<sup>2</sup>Department of Electrical Engineering, National Taiwan University, Taiwan

In our previous research, the efficiency of hole only devices is obviously increased as thickness of molybdenum oxide (MoOx) is decreased. To explore the mechanism, various thicknesses of MoOx are deposited on ITO. The chemical shift of core level of molybdenum (Mo) and indium (In) is observed via synchrotron induced radiation photoemission spectroscopy. Moreover, the hole transport layers (HTLs), N,N'-DI(1-NAPHTHYL)-N,N'-DIPHENYL-(1,1'-BIPHENYL)-4,4'-DIAMINE (NPB), is incrementally evaporated on MoOx to investigate the interaction between them. Compared with thicker MoOx more Mo can be reduced by In and NPB at thin layer of MoOx. It indicates that there are more gap states between the interface of ITO/MoOx and MoOx/NPB. These gap states can provide hole transport path to improve hole injection efficiency.

### **#1301 Niobium Diselenide Nanosheets as Counter Electrodes for Pt-free Dye-sensitized Solar Cells**

*Wei-Chih Huang<sup>1</sup>, Mohammed Aziz Ibrahim<sup>2</sup>, Yu-Chen Hsiao<sup>1</sup>, Chih-Han Chen<sup>1</sup>, Chun-Jyun Shih<sup>1</sup>, Chih-Hung Tsai<sup>1,\*</sup>, and Chih-Wei Chu<sup>3</sup>*

<sup>1</sup>Department of Opto-Electronic Engineering, National Dong Hwa University, Taiwan <sup>2</sup>Department of Physics, National Taiwan University, Taiwan <sup>3</sup>Research Center of Applied Science, Academia Sinica, Taiwan

In this work, niobium diselenide (NbSe<sub>2</sub>) nanosheets were used as the counter electrodes for DSSCs. NbSe<sub>2</sub> nanosheets and Pt counter electrodes were characterized for their physical and electrochemical properties and were used to

fabricate DSSCs. The photocurrent density-voltage (J-V) characteristics of the DSSCs were measured under illumination of the simulated AM 1.5G solar simulator. The results showed that DSSCs based on NbSe<sub>2</sub> nanosheets counter electrodes achieved a conversion efficiency of 7.73%, which was higher than the efficiency of 7.01% for Pt-based counter electrodes. The NbSe<sub>2</sub> nanosheets provided cost-effective counter electrodes alternative to the noble metal Pt in DSSCs

### **#1302 Performance enhancement of Amorphous Si Thin-Film Solar Cells Containing Nanostructure Silver Conductors Fabricated Using a Nonvacuum Process**

*Jun-Chin Liu<sup>1,2</sup>, Yu-Hung Chen<sup>2</sup>, Chen-Cheng Lin<sup>2</sup>, Chung-Yuan Kung<sup>1</sup>*

<sup>1</sup>Department of Electrical Engineering & Graduate Institute of Optoelectronic Engineering, National Chung Hsing University, Taiwan <sup>2</sup>Photovoltaic Technology Division, Green Energy and Environment Research Laboratories, Industrial Technology Research Institute, Taiwan

This paper proposes a low-cost highly reflective liquid organic nanostructure silver conductor with superior conductivity, using back contact reflectors in amorphous silicon (a-Si) single-junction superstrate configuration thin-film solar cells produced using a nonvacuum screen printing process. The conductive paste is composed of Ag nanowires (Ag NW) mixed with an Ag nanostructure sheet (Ag NS). The paste is referred to as “Ag NWS.” A comparison of silver conductor samples with vacuum-system-sputtered silver samples indicated that the short-circuit current density ( $J_{sc}$ ) and the open-circuit voltage ( $V_{oc}$ ) of Ag NWS conductor cells exceeded 0.22 mA/cm<sup>2</sup> and 66 mV, respectively. The Ag NWS conductor with back contact reflectors in solar cells was analyzed using external quantum efficiency measurements to effectively enhance light-trapping ability in a long wavelength region (580-700 nm). The cells constructed using the optimized Ag NWS demonstrated an increase of approximately 6.1% in power conversion efficiency under AM 1.5 illumination. These results indicated that the Ag NWS conductor back contact reflector layer is a suitable candidate for high-performance a-Si thin-film solar cells.

### **#1303 Modified Co-evaporation Process for Thin-Film CIGS Solar Cells**

*Wei-Sheng Lin, Ding-Wen Chiou, Chou-Cheng Li, Sheng-Wen Chan, Lung-Teng Cheng\**

GREEN ENERGY AND ENVIRONMENT RESEARCH LABORATORIES, INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, TAIWAN

This study involves traditional three-stage and modified multi-stage co-evaporation process. The position and slope of Ga grading was successfully fabricated with a multi-stage process. The other modified process was used with an insertion stage of annealing in Se atmosphere after Cu-Se stage. The impact on the Ga and sodium grading in the deposited CIGS layer was evaluated by SIMS. Effects

on the crystalline phases in the absorber layer were investigated by X-ray diffraction and Raman spectroscopy. The solar cell showed an optimized efficiency of 14.77% without an anti-reflection layer.

### **#1312 Highly Conductive and Transparent PEDOT:PSS-Doped Graphene for Polymer Solar Cells**

*Ting-Hao Chen<sup>1</sup>, Jieh-I Taur<sup>1</sup>, Wei-Hsuan Tseng<sup>1</sup>, and Chih-I Wu<sup>1, 2</sup>*

<sup>1</sup>Graduate Institute of Photonics and Optoelectronics, National Taiwan University, Taiwan

<sup>2</sup>Department of Electrical Engineering, National Taiwan University, Taiwan

Graphene, an extremely excellent 2-D material, serves as highly conductive and transparent electrode for Polymer Solar Cells (PSCs). Here we demonstrate a novel method to increase the performance of transparent PSCs by introducing PEDOT:PSS-doped graphene. PEDOT:PSS-doped graphene increases the conductivity, and hence, increases the overall performance of PSCs. However, high doping concentration will decrease the transmittance of PSCs. Therefore, there is a trade-off between the conductivity and transmittance. Also, the PEDOT:PSS-doped graphene will also increase the work function, which serves great in anode electrode. It will further help the carriers extract more easily. To obtain a better performance, we optimize the thickness of active layer. As a result, we overall can get a power conversion efficiency (PCE) of 2.82%, which is nearly similar to the performance of metal-based electrode PSCs.

### **#1315 Fabrication and characterization of vertical 20 nm RRAM using novel Ir(20 nm)/AlO<sub>x</sub>/W cross-point architecture**

*D. Jana, A. Prakash, S. Chakrabarti, and S. Maikap\**

Thin Film Nano Tech. Lab., Department of Electronic Engineering, Chang Gung University (CGU), Taiwan

A vertical 20 nm resistive random access memory (RRAM) using a new Ir(20 nm)/AlO<sub>x</sub>/W cross-point architecture have been fabricated. This vertical cross-point memory device shows resistive switching with excellent uniformity, long endurance of  $>10^5$  cycles and good data retention of  $>10^4$  s at a current compliance (CC) of 50  $\mu$ A. Repeatable  $>500$  switching cycles are also obtained with a low CC of 10  $\mu$ A.

### **#1323 Direct Patterning of Graphene by E-beam Exposing**

*Yi-Ling Shen, Chien-Ting Wu, Tung-Huan Chou, Ya-Wen Su*

National Nano Device Laboratories, Taiwan

We demonstrate a method to fabricate graphene patterning by a long time e-beam exposing via variable shape beam system. The technology processes several advantages of direct writing for making positive carbon mask to protect graphene. Raman, TEM and XPS analysis indicated bi-layered graphene with  $2 \times 2 \mu\text{m}^2$  carbon area was deposited.

**#1327 The analysis of the effect with Ag disk-shaped nanoparticles incorporated in organic photovoltaics**

*Mei-Hsin Chen<sup>1\*</sup>, I-Chi Ni<sup>2</sup>, Chang-Lin Wu<sup>1</sup>, Yi-Chen Liu<sup>2</sup>, Chia-Huan Hsu<sup>1</sup>, Chih-Hung Tsai<sup>1</sup>, Yu-Kuei Hsu<sup>1</sup>, Chien-Chih Lai<sup>2</sup>, Shien-Der Tzeng<sup>2\*</sup>*

<sup>1</sup>Department of Opto-Electronic Engineering, National Dong Hwa University, Taiwan

<sup>2</sup>Department of Physics, National Dong Hwa University, Taiwan

In this study, the effect of P3HT:PCBM incorporated Ag disk-shaped nanoparticles (NPs) was studied in organic photovoltaics. The fabrication of Ag disk-shaped nanoparticles was using the citrate reduction method. The colloid of nanoparticles was synthesized and then transferred from aqueous phase to organic phase for mixing well with the polymer materials. According to experimental results, the values of PCE made from the devices incorporated with the Ag NPs in P3HT:PCBM solution have reached to 3.92%. The SEM images can realize the annealing effect related to the active layer with Ag NPs. Furthermore, the Raman spectroscopy helps us to understand the crystalized property and the difference of vibration modes from the active layer. Finally, the FTIR can provide the bonding information between the organic atoms and the Ag NPs.

**#1339 Effects of O<sub>2</sub> flows on the properties of Co-sputtering In<sub>2</sub>O<sub>3</sub>-Ga<sub>2</sub>O<sub>3</sub>-ZnO Thin Films**

*Yih-Shing Lee<sup>1\*</sup>, Yuan-Zhe Lin<sup>2</sup> and Sheng Yu Zhao<sup>1</sup>*

<sup>1</sup>Department of Optoelectronic System Engineering, Minghsin University of Science and Technology, Taiwan <sup>2</sup> Institute of Electronics, Minghsin University of Science and Technology, Taiwan

Co-sputtered In<sub>2</sub>O<sub>3</sub>-Ga<sub>2</sub>O<sub>3</sub>-ZnO (IGZO) thin films were deposited on glass substrates in a mixed ambient of Ar and O<sub>2</sub> at a fixed working pressure of 5 m Torr. The influence of O<sub>2</sub>/Ar flow ratio on the optical and electrical properties of co-sputtering IGZO thin films has been systematically investigated by means of characterization from X-ray diffraction (XRD), scan electron microscopy (SEM), Energy dispersion spectrum (EDS), UV-vis spectroscopy, and Hall measurements. Results show that the average transmittance of co-sputtered IGZO thin films increases from 82.93% to 84.76% and saturates at 84.9% when O<sub>2</sub> flow is more than 1 sccm, which is ascribed to the fact that agglomerated particle structure changed fine grain structure with increasing O<sub>2</sub> flows from 0 sccm to 1 sccm.

**#1347 Superficial Molybdenum Oxide (MoOx)-Molybdenum (Mo) Extended Gate EFTs as pH Sensor**

*Atanu Das<sup>1</sup>, Danny Hsu Ko<sup>1</sup>, and Liann-Be Chang<sup>1,\*</sup>, Ray-Ming Lin<sup>2</sup>, Lee Chow<sup>3</sup>*

<sup>1</sup>Graduate Institute of Electro-Optical Engineering and Green Technology Research Center, Chang

Gung University, Taiwan <sup>2</sup>Graduate Institute of Electronic Engineering, Chang Gung University,

Chang Gung University, Taiwan <sup>3</sup>Department of Physics, University of Central Florida, USA

The pH is one the most important parameters for characterizing the chemical properties of an aqueous solution. Since the first use of glass electrode to the detection of pH, much efforts have been devoted in developing new materials and methods. In this study, pH sensor in extended gate field-effect transistor (EGFETs) configuration is fabricated using superficial MoOx film. A highly reproducible and stable pH sensing properties are observed in as-sputtered Mo film with superficial MoOx thin layer. We have found similar sensing behavior of Mo film furnace annealed in O<sub>2</sub> ambient for an hour at 200 °C and 300 °C, respectively. We speculate that the stable sensing pH performance is owing to the superficial MoOx's presence on the as-sputtered Mo film. The average voltage sensitivity of MoOx sensor for hydrogen ion detection shows a near-Nernstian sensitivity of approximately 57.35 mV/pH in pH buffer concentration between pH 2 and pH 12 at room temperature (300 ± 2 K). The hysteresis effect in 7→4→7→10→7 pH loop is 2.4 mV. The initial drift of is about 3.85 mV/h in the pH 7 buffer solution. The drift become small with the lapse of time and is stable to 2.03 mV/h after 2 h. The MoOx sensor we have fabricated has shown good sensing properties in terms of sensitivity and linearity for 4-5 times of measurements in the pH range from 2 to 12. The superficial MoOx sensor would be attractive for potential application in pH detection for its simple fabrication process as disposable biosensor.

#### **#1348 Area effect of sensing property on schottky emission type Resistive Switching Random Access Memory Sensor Device**

*Yu-Ren Ye, Jer-Chyi Wang, and Chao-Sung Lai\**

Department of Electronic Engineering, Chang Gung University, Taiwan

In this paper, we demonstrate the high sensitivity sensor device at first time. In this structure, the Pt/GdOx/W schottky emission type RRAM, we used the schottky barrier to make difference between on and off currents. We could get the optimize device with high sensitivity, about 74.36 mV/pHa, and the high yield of RRAM with the 0.2 cm radius of the sensing area. Platinum electrodes have been found to have superior properties, except for the retention and stability, owing to the ease of movement of oxygen ions or atoms along grain boundaries into the atmosphere.

#### **#1352 GRAPHENE BASED FIELD EFFECT TRANSISTOR WITH FLUOROGRAPHENE GATE INSULATOR**

*Kuan-I Ho<sup>1</sup>, Ching-Yuan Su<sup>2\*</sup>, Chao-Sung Lai<sup>1\*</sup>*

<sup>1</sup>Department of Electrical Engineering, Chang Gung University, Taiwan <sup>2</sup>Graduate Institute of Energy Engineering and Department of Mechanical Engineering, National Central University, Taiwan

A novel graphene based insulator, fluorographene, is introduced as gate insulator

in a field effect transistor. To check the dielectric stable or not, dielectric constant and breakdown electric field are investigated in this research.

### **#1356 A Three Dimensional Analytical threshold Voltage Model for Quadruple Gate MOSFET with the Interface Trapped Charges**

*T. K. Chiang<sup>1</sup>, Yi-Hung Chou<sup>2</sup>, Hong-Wun Gao, and Yeng-Her Wong*

<sup>1</sup>Dept. of Electrical Engineering of National University of Kaohsiung, Taiwan

<sup>2</sup>Institute of Microelectronics of National Cheng Kung University, Taiwan

In this paper, a three-dimensional analytical model for interface-trapped-charge-degraded threshold behavior is developed by solving Poisson's equation for the quadruple-gate MOSFETs with the effects of equivalent oxide charges on the flat-band voltage. To check the accuracy of the present model, the results are compared with a 3-D device simulator "DESSIS". Good agreements have been obtained for exploring the effects of the hot carrier induced damage on the quadruple-gate MOSFETs. This model not only gives the physical insights into the device physics, but also offers the basic designing guidance of the quadruple-gate MOSFETs.

### **#1361 Influence of Oxygen Ambiance on ZrO<sub>2</sub>-Based Flexible Resistive Switching Memory**

*Chun-Chieh Lin\*, Huei-Bo Lin, Chang-Yu Chen, Shuo-Wen Tsai, and Hsiao-Yu Wu*

Department of Electrical Engineering, National Dong Hwa University, Taiwan

Resistive switching memory and flexible electronics equipment have attracted much attention because of their possible application in the future. A ZrO<sub>2</sub>-based flexible resistive switching memory is studied in this work. The flexible device shows good resistive switching behavior. The influence of oxygen ambiance during the ZrO<sub>2</sub> deposition step on the device characteristics is investigated. The resistive switching region and operation voltages are possibly controlled.

### **#1362 Effect of Mo process on the growth of MoSe<sub>2</sub> layer for printing Cu(In, Ga)Se<sub>2</sub> solar cells**

*Lih-Ping Wang, Wei-Chien Chen, Chien-Chih Chiang*

Green Energy and Environment Research Laboratories, Industrial Technology Research Institute, Taiwan

The MoSe<sub>2</sub> layer is an interfacial layer formed at Cu(In, Ga)Se<sub>2</sub>/Mo during selenization and plays an important role for the electrical performance for high-efficiency Cu(In, Ga)Se<sub>2</sub> solar cells. In this work, the growth of the MoSe<sub>2</sub> layer was investigated with the correlation to Mo deposition process for the printing CIGS solar cells with stainless steel (SS) substrate. Both MoSe<sub>2</sub> thickness and the degree of c-axis MoSe<sub>2</sub> orientation parallel to Mo surface decreased with increasing the sputtering pressure.

**#1365 Transient Analysis of Elliptical Reflector Antennas for Near Field Application Illuminated by a Huygen's Source**

*Shih-Chung Tuan<sup>1</sup>, and Hsi-Tseng Chou<sup>2</sup>.*

<sup>1</sup>Dept of Communication Engineering, Oriental Institute of Technology, Taiwan

<sup>2</sup>Dept of Communication Engineering, Yuan Ze University, Taiwan

A closed-form analytical solution is developed for predicting the early-time transient electromagnetic fields which are generated by a perfectly conducting elliptical reflector antenna when it is illuminated by a transient step spherical wave due to an elemental Huygen's source located at the focus near the surface. This closed-form time-domain solution, which is valid both near and far from the reflector (and anywhere in the forward region except at the second focus point) can be used via the convolution theorem to efficiently obtain the early time transient fields generated by the same elliptic reflector antenna when it is illuminated by a realistic finite-energy pulse which emanates as a spherical wave from the focus.

**#1366 A Novel Mutation Strategy for Differential Evolution**

*Sheng-Ta Hsieh<sup>1</sup>, Chun-Ling Lin<sup>2</sup>, Huang-Lyu Wu<sup>1</sup> and Tse Su<sup>1</sup>*

<sup>1</sup>Department of Communication Engineering, Oriental Institute of Technology, Taiwan.

<sup>2</sup>Department of Electrical Engineering, Ming Chi University of Technology, Taiwan.

In this paper, an novel mutation strategy is proposed for improving solution searching abilities of differential evolution (DE). Also, the elitist crossover is involved to produce potential vectors. In the experiments, ten test functions of CEC 2005 functions are selected for testing performance of proposed method and compare it with two DE variants. From the results, it can be observed that the proposed method exhibits better than related works on most test functions.

**#1367 Spoofing face Detection based on single image analysis**

*ChinLun Lai, ChiuYuan Tai*

Communication Engineering Department of Oriental Institute of Technology, Taiwan

In this paper, an effective and fast algorithm is proposed to verify the live face images in the bioinformatics authentication systems to improve the system reliability. Via analyzing the DCT coefficients distribution of the interested face region, fake faces shown in high quality displays can be easily distinguished from captured live faces. The simulation results show the good performance of the proposed method and proved that it is practical to be applied in real time face recognition systems.

Poster Session 3 (November 21 09:00-11:00)

Room Poster & Exhibition (1F)

Chair: Prof. Chu-Hsuan Lin, Department of Opto-Electronic Engineering, National



**#1078 Interface State Related to Transconductance on Channel Length of Contact Etch Stop Layer with Mechanical Stress**

*Pin-Hung Kuo, Yu-Yen Ho, and Wen-Teng Chang*

National University of Kaohsiung, Taiwan

This paper reports on the interface trap density ( $D_{it}$ ) of CESL nFETs with short and long channel length and the correlation with transconductance ( $G_m$ ) performance through mechanical stresses. A high  $D_{it}$  and high variation occur with mechanical stresses on long-channel FETs. The  $G_m$  enhancement through mechanical stresses corresponds to a decrease in  $D_{it}$  decrease, particularly on long-channel nFETs. The 1/f spectrum agrees with the defect density related to the tendency of applying compressive/tensile stresses.

**#1082 IGZO Unipolar Inverters Fabricated with Film Profile Engineering**

*Chin-Wen Chan<sup>1</sup>, Ming-Hung Wu<sup>1</sup>, Rong-Jhe Lyu<sup>1</sup>, Horng-Chih Lin<sup>1, 2\*</sup>, and Tiao-Yuan Huang<sup>1</sup>*

<sup>1</sup>Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan <sup>2</sup>National Nano Device Labs, Taiwan

Two types of n-channel unipolar InGaZnO (IGZO) inverters with either resistor- or transistor-load have been designed and fabricated with film-profile engineering (FPE) method. The channel length of FPE TFT is designed to adjust  $V_{TH}$  of the transistors for adjusting the voltage transfer characteristics of the inverters. The transistor-load design of the inverter can sufficiently improve the VTC and promote the voltage gain (28 at  $V_{DD}=5V$ ).

**#1097 A Potentiometric Glucose Biosensor Based on Graphene and Glucose Oxidase Modified Ruthenium Dioxide Electrode**

*Jung-Chuan Chou<sup>1,2</sup>, Ruei-Ting Chen<sup>2</sup>, Yi-Hung Liao<sup>3</sup>, Jian-Syun Chen<sup>2</sup>, Min-Siang Huang<sup>1</sup>, and Hsueh-Tao Chou<sup>1,2</sup>*

<sup>1</sup>Department of Electronic Engineering, National Yunlin University of Science and Technology, Taiwan <sup>2</sup>Graduate School of Electronic Engineering, National Yunlin University of Science and Technology, Taiwan <sup>3</sup>Department of Information Management, TransWorld University, Taiwan

In this paper, an arrayed flexible potentiometric glucose biosensor modified by graphene (GR) was developed. In order to fabricate the glucose biosensor, GR solution was first cast on the  $RuO_2$  electrodes, which were fabricated by radio frequency sputtering and screen-printed technique. After that, glucose oxidase (GOx) and nafion were mixed uniformly and dropped on  $RuO_2$  to complete fabrication of the  $RuO_2/GR/GOx$ -Nafion glucose biosensor. In this study, we utilized the voltage-time measurement system (V-T measurement system) to determine the sensitivity and linearity of the glucose biosensor. In this system, sensor was connected with readout circuit which was used to amplify the signal, and

computer showed the detection signals through graphical language LabVIEW. The experimental results showed that the average sensitivity and linearity of RuO<sub>2</sub>/GR/GOx-Nafion glucose biosensor were 8.698 mV/mM and 0.992, respectively.

#### **#1101 Investigation of InN Nanorod-Based EGFET pH Sensors Fabricated on Quartz Substrate**

*Shi-Xiang Chen, Sheng-Po Chang\* and Shouou-Jinn Chang*

Institute of Microelectronics and Department of Electrical Engineering, Center for Micro/Nano mn Science and Technology, Advanced Optoelectronic Technology Center, National Cheng Kung University, Taiwan

The extended gate field effect transistor (EGFET) consists of an ion-sensitive electrode and a metal-oxide semiconductor field-effect-transistor (MOSFET) device. It can be used to measure ion content in an electrolytic solution. In this article, we present the work of our research group, which has successfully fabricated the first Indium Nitride (InN) nanorod as a sensitive membrane of the EGFET pH sensor. The InN nanorod-based EGFET pH sensor was fabricated on a quartz substrate using molecular beam epitaxy (MBE). The EGFET pH sensor with InN nanorods demonstrated improved sensing performance. The measured current and voltage sensitivities of the pH sensor were 26  $\mu$ A/pH and 22.66 mV/pH, at pH values ranging from 4 to 10. This makes them suitable for a variety of applications such as pH sensors and biosensors.

#### **#1104 Impacts of Mechanical Stress on Strained Gate-All-Around Sidewall Damascened Nanowires FETs**

*Tien-Shun Chang, Yi-Hsuan Chen, Jer-Yi Lin, Po-Yi Kuo, Yi-Hsien Lu and Tien-Sheng Chao*

Department of Electrophysics, National Chiao Tung University, Taiwan

The characterization of strained Gate-All-Around Sidewall Damascened Nanowires-FETs (GAA SWDNW-FETs) is presented in this paper. The dimensions of the poly-Si NWs are approximately 7 nm  $\times$  12 nm with a smooth elliptical shape. According to our results, strained silicon is useful even in a sub-10 nm poly-Si nanowire device. The larger shift in threshold voltage and improvement in drain current of longer nanowires indicates that they have greater strain in their suspended structures.

#### **#1105 Deposition of Carbon Thin Films on Silicon Substrates with Nano-Porous-Silicon Buffer Layers for Photodetector Applications**

*Kuen-Hsien Wu, Chia-Chun Tang, and Chong-Wei Li*

Department of Electro-Optical Engineering, Southern Taiwan University of Science and Technology, Taiwan

Carbon thin films were deposited on Si substrates with nano-porous silicon (NPS)

buffer layers by electron-cyclotron-resonance chemical vapor deposition (ECR-CVD). Photodiodes based on the developed carbon thin films demonstrated high photoresponsivity of 67 mA/W at an incident wavelength of 350 nm and achieved a photo-to-dark current ratio (PDCR) up to 113 under a bias of 5V. Therefore, carbon-on-NPS is very promising for development of low-cost ultra-violet (UV) sensing devices.

#### **#1112 The study of large scale MoS<sub>2</sub> synthesized by H<sub>2</sub>S sulfurization**

*Yen-Teng Ho<sup>1</sup>, Yung-Ching Chu<sup>1</sup>, Meng-Wei Lin<sup>1</sup>, Hung-Yi Chen<sup>1</sup>, Lin-Lung Wei<sup>1</sup>, Hung-Ru Hsu<sup>2</sup> and Edward-Yi Chang<sup>1,\*</sup>*

<sup>1</sup>National Chiao Tung University, Taiwan <sup>2</sup>Industrial Technology Research Institute, Taiwan

In this study, the large scale of MoS<sub>2</sub> on 2" c-plan sapphire were synthesized. The 2 inches wafer sized MoS<sub>2</sub> thin films were successfully grown by sulfurized in a furnace using H<sub>2</sub>S from the sputtering Mo and MoO<sub>x</sub> started materials. The Raman and XRD analysis demonstrate the well synthesized MoS<sub>2</sub> from Mo and MoO<sub>x</sub>. However, better quality of MoS<sub>2</sub> thin film grown by MoO<sub>x</sub> is confirmed. High resolution transmission electron microscopy images revealed layer structure of MoS<sub>2</sub> observed near the interface of sapphire about 3nm. The large scaled few layer 2D MoS<sub>2</sub> can be achieved with great potential by controlling the thickness of started material is proposed.

#### **#1123 A Reliable and Rapid Test Vehicle for RRAM R-film Characteristics Verification with Different Materials**

*Chang-Hsien Lin, Kai-Hsin Li, Chia-Yi Lin, Ming-Taou Lee, Yun-Fang Hou, Yi-Ju Chen, Ju-Mei Lu, Yun-Kai Yang, Bo-Wei Wu, Min-Cheng Chen, Jia-Min Shieh, and Wen-Kuan Yeh*

National Nano Device Laboratories (NDL)/National Applied Research Laboratories (NARL), Taiwan

The fast device processing platform is very important in verifying resistive memory material. In this work, we proposed a simple metal/insulator/metal (MIM) cross junction structure on investigation of resistive film (R-film) and double oxide layer. The size of top and bottom electrodes (TE and BE) was 2 μm and the transition metal oxide materials- TaO<sub>x</sub>, TiO<sub>x</sub>, AlO<sub>x</sub>, HfO<sub>x</sub> were employed as R-film layer and tunneling barrier. Those devices demonstrated well electrical characteristics such as forming voltage of <2.5 volt, Set voltage of <1 volt, and Reset voltage of <1.5 volt under 100 μA operation. We also studied on double oxide layer device and proposed a physical mechanism picture compared with previous study.

#### **#1126 Study of Thermal Effect on DIO-based Organic Photovoltaics**

*En-Ping Yao, Yi-Jhe Tsai, Han-Yin Liu, Bo-Yi Chou, Wei-Chou Hsu\**

Institute of Microelectronics, Department of Electrical Engineering and Advanced Optoelectronic

Technology Center, National Cheng Kung University, Taiwan

The thermal effect on photovoltaic should be a crucial task since the devices are always exposed under solar illumination which would result in much heat. In this work, the active layers of diiodooctane (DIO)-based high efficiency organic photovoltaics were heated to various temperatures to investigate the changes in their physical properties using atomic force microscopy phase images. The mobilities of the carriers were characterized through space-charge-limited current method, and the average carrier lifetime were extracted by impedance spectroscopy.

#### **#1130 Dual-Band Composite Right/Left-Handed Oscillator in CMOS**

*Heng-Fa Teng<sup>1</sup>, Sheng-Lyang Jang<sup>2</sup>, and Che-Ming Hsu<sup>2</sup>*

Department of Electrical and Information Technology, Nan Kai University of Technology, Taiwan

<sup>2</sup>Department of Electronic Engineering, National Taiwan University of Science and Technology, Taiwan

A differential dual-band oscillator with a close-loop distributed composite right/left-handed (CRL) LC transmission line network is designed. The dual-band oscillator has been implemented with the TSMC 0.18  $\mu\text{m}$  CMOS technology and it generates differential signals in the high-band frequency range of 6.58-7.42GHz and in the low-band frequency range of 3.34-3.43 GHz. The die area of the oscillator is  $1.033 \times 0.998 \text{ mm}^2$ .

#### **#1131 Growth of Amorphous Carbon for Oxygen Sensing Application**

*Feng-Renn Juang<sup>1</sup>, and Shao-Hua Wu<sup>2</sup>*

<sup>1</sup>Department of Electrical Engineering, National Sun Yat-sen University, Taiwan

<sup>2</sup>Department of Electronic Engineering, Kun Shan University, Taiwan

A Pd/SnO<sub>2</sub>/amorphous carbon/p-Si p-i-n diode prepared by field enhanced hot wire chemical vapor deposition (FEHWCVD) system on the silicon substrate was studied systematically. The better carbon film quality deposited by the FEHWCVD leads the developed diode to have a high relative sensitivity ratio of ~65% to 100 ppm oxygen gas ambient. Thus, the developed p-i-n diode has the potential for high performance O<sub>2</sub> sensing applications.

**#1138 Electrical properties of hydrothermally grown n-type ZnO with palladium Schottky contacts on Zn-polar and O-polar faces**

*M. Hussain<sup>1\*</sup>, M. Asghar<sup>2</sup>, M. Iqbal<sup>1</sup>, M. Ismail<sup>3</sup>, G. Murtaza<sup>4</sup> and Syed Mansoor Ali<sup>2</sup>*

<sup>1</sup>Centre for High Energy Physics, University of the Punjab, Pakistan <sup>2</sup>Department of Physics, Islamia University of Bahawalpur, Pakistan <sup>3</sup>Department of Physics, Bahauddin University, Pakistan <sup>4</sup>Centre for Advanced studies in Physics, Government College University, Pakistan

Electrical properties of hydrothermally grown n-type ZnO schottky barrier diode were studied using deep level spectrometer (DLS) over temperature range (150–330K). I-V measurements revealed that the series resistance and the ideality factor were strongly temperature dependent that decreased by increasing temperature for both Zn and O face of ZnO. Furthermore, values of  $\phi_{B(C-V)}$  were found greater than that of  $\phi_{B(I-V)}$ . The study shows that O-polar face could be a better choice for device fabrication than Zn-face.

**#1142 The Impact of TiN Barrier Layer on the Bias Temperature Instabilities of High-K Metal-gate CMOS Devices**

*Da-Cheng Huang<sup>1</sup>, Jeng Gong<sup>2</sup>, Chih-Fang Huang<sup>1</sup> and Steve S. Chung<sup>3</sup>*

<sup>1</sup>Institute of Electronics, National Tsing Hua University, Taiwan <sup>2</sup>Department of Electrical Engineering, Tunghai University, Taiwan <sup>3</sup>Department of Electronics Engineering, National Chiao Tung University, Taiwan

This study investigates the impact of positive bias temperature instability (PBTI) stress on n-channel metal–oxide–semiconductor field-effect transistors (n-MOSFETs) and negative bias temperature instability (NBTI) stress on p-channel MOSFETs (p-MOSFETs) with various thicknesses of TiN barrier layers between gate electrodes and HfO<sub>2</sub> dielectric. The experimental results clearly demonstrate that, in n-MOSFETs and p-MOSFETs, different diffusion mechanisms related to TiN barrier thickness influence the transistor's reliability. For the n-MOSFETs, PBTI reliability is affected by oxygen diffusion through TiN into HfO<sub>2</sub> dielectric, which controls oxide defects. For the p-MOSFETs, the device performances and NBTI reliability are affected by nitrogen diffusion from TiN, which degrades the SiO<sub>2</sub> quality. Our results show that reducing the thickness of TiN barrier layers can improve the driving current and the NBTI for p-MOSFETs, but will enhance the PBTI for n-MOSFETs.

**#1146 Impact of Oxidation Levels of Graphene Oxide on Photo-to-Dark Ratios of Graphene Oxide/n-Si Heterojunctions**

*Chun-Wei Chiu and Chu-Hsuan Lin \**

Department of Opto-Electronic Engineering, National Dong Hwa University, Taiwan

We fabricated graphene oxide with different Oxidation levels and deposited on n-Si substrates. The GO/n-Si heterojunction diodes with different oxidation levels

show different photo-to-dark ratios. The GO samples with a higher oxidation level have greater photo-to-dark ratio.

### **#1152 Comparison of Physical and Electrical Characteristics of Memory Devices with NiO<sub>2</sub> and Ti-doped NiO<sub>2</sub> Charge Trapping Layer**

*Wei Kung Sung, Chyuan Haur Kao, Chun Fu Lin, ChiaLun Chang, Che Wei Chang, Yen Lin Su, Yu Xuan Huang*

Department of Electronic Engineering, Chang Gung University, Taiwan

In the study, the MOHOS-type memory using NiTiO<sub>3</sub> trapping layer and combined with rapid thermal annealing has been investigated. It can be found that the memory device annealed at 900°C can improve memory device performance, including larger C-V hysteresis, faster P/E speed, better data retention, and smaller charge loss about 8.2%.

### **#1162 Passivation of Nitrogen on Zinc Oxide Thin Film Transistor**

*Chiung-Wei Lin<sup>1,2</sup> and Shu-Kai Hong<sup>1</sup>*

<sup>1</sup>Graduate Institute of Electro-Optical Engineering; <sup>2</sup>Department of Electrical Engineering; Tatung University, Taiwan

In this work, a zinc nitride (ZnN) film was deposited at room temperature and subjected to thermal oxidation. Then the ZnN was converted into a kind of zinc oxide (ZnO) material with nitrogen atoms (ZnO:N). The thin-film transistor adopting this oxidized ZnN film as the channel layer will result in reduced threshold voltage. It was attributed to the passivation of N atoms on the surface of ZnO, which improved the interface between gate insulator and channel layer.

### **#1169 New Model of Turn Over Penetration (TOP) on Chip**

*Husan-Yu Huang<sup>2</sup>, Wei-Jen Wu<sup>2</sup>, Ray-Quen Hsu<sup>2</sup> and Hueih-Min Chen<sup>1</sup>*

<sup>1</sup>National Applied Research Laboratories, National Nano Device Laboratories, Taiwan <sup>2</sup>National Chiao-Tung University, Department of Mechanical Engineering, Taiwan

Instead of current through silicon via technique (TSV; single-side via), a new fabrication model (turn over penetration; TOP, double-side via) used for future interconnect applications is created. TOP includes wafer double-side alignment, front/back side pore etchings protected by carrier wafer and grinding after front side etching. As compared with TSV, TOP can: (1) promote the pore ratio of depth/width; (2) increase the number of pores per unit area; (3) approach pore to more idyllic shape. To accurately make through double-side via, a method of turn-over alignment is introduced. As a new interconnect, TOP can apply to 3D-IC, MEMS, micro-fluid, medical devices and aerosol chip, etc.

### **#1171 Integrating the Fabrication of the Differential Reference Electrode in Arrayed Flexible Chlorine Ion Bio-sensing System**

*Tong-Yu Wu<sup>1</sup>, Shi-Chang Tseng<sup>1</sup>, Jung-Chuan Chou<sup>2,3</sup>, Yi-Hung Liao<sup>4</sup>, Ruei-Ting Chen<sup>3</sup>, Jian-Syun Chen<sup>3</sup>, and Chin-Hui Huang<sup>3</sup>*

<sup>1</sup>Graduate School of Mechanical Engineering, National Yunlin University of Science and Technology, Taiwan <sup>2</sup>Department of Electronic Engineering, National Yunlin University of Science and Technology, Taiwan <sup>3</sup>Graduate School of Electronic Engineering, National Yunlin University of Science and Technology, Taiwan <sup>4</sup>Department of Information Management, TransWorld University, Taiwan

This study investigated about the fabrication and sensitivity of an arrayed flexible chlorine ion sensor with screen-printed technology. Radio frequency (R.F.) sputtering technique was used to deposit the sensing thin film of ruthenium dioxide (RuO<sub>2</sub>) onto flexible polyethylene terephthalate (PET). The PET substrate was acted as the base component of the chlorine ion sensor. In this study, the optimum parameter of Cl<sup>-</sup> ion film with the ration of PVC, DOS, ETH9033 and TDDMACl was 33 : 66 : 2 : 10 (wt%). We make the chloride ion membrane on the sensing window of the device. The sensitivity and linearity of the chlorine ion sensor were found to be 50.581 mV / pCl and 0.998, respectively.

#### **#1174 Induced Thermo-Mechanical Reliability of Copper-Filled TSV Interposer by Transient Selective Annealing Technology**

*Chang-Chun Lee<sup>1</sup> and Chien-Chao Huang<sup>2</sup>*

<sup>1</sup>Department of Mechanical Engineering, Chung Yuan Christian University, Taiwan <sup>2</sup>National Nano Device Laboratories, Taiwan

Managing the stability of related processes in the integrated manufacturing of three-dimensional integrated circuits (3D-ICs) remains unresolved, especially with regard to the thermo-mechanical behavior of copper filled through silicon via (TSV) interposer during annealing. In this work, transient annealing is successfully applied on the filled copper using only one form of selective heating technology. To address the integration problem, transient thermo-structural coupling analysis using a nonlinear finite element simulation is proposed. Compared with the experimental data, the proposed simulation is found to be highly reliable. Analytical results show that temperature decreases from the top surface of the TSV to other regions within a silicon-based TSV interposer. Stress-induced fracture is common among bonded films, thereby worsening the subsequent mechanical reliability of 3D-IC devices. In accordance with the results of this investigation, an improvement can be obtained by optimizing the fabrication parameters during annealing. The proposed technology provides a high throughput and reliable processes in TSV manufacturing.

#### **#1179 A self-heated polysilicon nanobelt device with selectively deposition of platinum as hydrogen sensor**

*Chen Hsiang Sang, Jhong-Ting Huang and Jeng-Tzong Sheu\**

Institute of Nanotechnology/Department of Materials Science and Engineering, National Chiao Tung University, Taiwan

In this study, we report selective platinum (Pt) deposition and self-heating on polysilicon nanobelt devices (PNDs) for gas sensing using Joule heating technique[1]. The active channels of nanobelt devices were consisted of  $n^+/n^-(2\mu\text{m})/n^+$  structure. Poly(methyl methacrylate) (PMMA) nanotemplate was formed by localized joule heating. Next, a 5-nm thick Pt film was deposited via ion-beam sputtering, and followed by lift-off process so that the platinum thin film was selectively deposited in the nanotemplate. Then, an in-situ annealing of platinum thin film was performed via Joule heating using PND at 15 V for 5 hr. The hydrogen gas ( $\text{H}_2$ ) sensing was characterized at 10 V. The detection limit was improved from 500 ppm to 100 ppm after joule heating, and dramatic reduction in the response time and recovery time were also observed.

#### **#1180 Long-Term Stability of Gate-All-Around Nanowire Transistors in pH sensing**

*Ru-Zheng Lin, Li-Chuan Chiang and Jeng-Tzong Sheu\**

Institute of Nanotechnology and Department of Materials Science and Engineering, National Chiao-Tung University, Taiwan

Nanowire field-effect transistors (NWFETs) are emerging as a powerful device as sensors for chemical/biological species detection. In this work, we characterized both junctionless (JL) and inversion mode (IM) gate-all-around (GAA) nanowire field-effect transistor (NWFET), and characterized current (potential) drift and stability for both devices at different gate-voltage regions in a long-time operation for potential bio-sensing applications. JL device exhibits better carrier mobility (transconductance,  $G_m$ ), lower background noise, smaller drift in different operation regions in long-term operation, and a faster response in pH sensing.

#### **#1181 A 0.5V 30 GHz Low Power Voltage-controlled Oscillator**

*Ren-Yuan Huang, Ro-Min Weng, and Huo-Ying Chang*

Department of Electrical Engineering, National Dong Hwa University, Taiwan

A low voltage low power voltage-controlled oscillator (VCO) for 30GHz Ka-band application is presented in this paper. A body-biased approach is used to decrease the operating voltage of the circuit as well as to comply with the concept of low power consumption. The power consumption of the buffer is limited in the designed configuration. The output power is -27.93 dBm with the matching network and the amplification body signal reinforcement. By utilizing tsmc0.18 process technology and proper simulation tool at 0.5Vsupply voltage, the power consumption with buffer is only 1.25 mW.

#### **#1203 Contact Resistivity of the Modified-Schottky Barrier (MSB) Contact on**



### **Si-on-Insulator (SOI) Substrate**

*Bing-Yue Tsui and Chih-Ming Hsieh*

Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan,

Dopant segregation techniques is a feasible shallow junction formation processes. The segregated-layer forms the modified Schottky barrier (MSB) contact so that the effective Schottky barrier height is reduced. In this work, we extract the contact resistivity of the lateral NiSi/Si MSB contact on silicon-on-insulator substrate using a special designed quasivertical cross-bridge Kelvin resistor (QV-CBKR) test structure. The contact resistivity as low as  $9 \times 10^{-9} \Omega\text{-cm}^2$  is obtained on the NiSi/p<sup>+</sup>Si MSB contact. Line width dependence of the contact resistivity is observed. This phenomenon indicates that the MSB contact is scalable.

### **#1206 Rapid Thermal Annealed SnO Thin-Film Transistors**

*Jyun-Ci He<sup>1</sup>, I-Chun Cheng<sup>1,2,\*</sup>, and Jian-Zhang Chen<sup>3</sup>*

<sup>1</sup>Graduate Institute of Photonics and Optoelectronics, National Taiwan University, Taiwan

<sup>2</sup>Department of Electrical Engineering, National Taiwan University, Taiwan <sup>3</sup>Graduate Institute of Applied Mechanics, National Taiwan University, Taiwan

We investigated the electrical characteristics of p-type tin monoxide (SnO) thin-film transistors (TFTs). Rapid thermal anneal (RTA) was used as the post-deposition treatment for the SnO active channel layer. The device exhibits a field-effect mobility of  $0.95 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ , threshold voltage of 2.75V, subthreshold swing of  $1.37 \text{ V} \cdot \text{dec}^{-1}$ , and on/off current ratio of  $>10^4$ . The gate-bias stress stability was also investigated. Threshold voltage shifts of 0.81 V and -1.34V were observed after 10000 s stressing under gate-bias voltages of 10 V and -10 V, respectively.

### **#1207 Impact of Carbon Content on Effective Mass in PMOS Devices Using Strained Silicon-Carbon Alloy Thin Films**

*K. T. Chen, and S. T. Chang\**

Department of Electrical Engineering, National Chung Hsing University, Taiwan

Effective mass and hole mobility of silicon-carbon alloy inversion layer in PMOSFET are studied theoretically in this work. The strain condition considered in calculations are intrinsic strain resulting from growing the silicon-carbon alloys on the (001) Si substrate. The quantum confinement effect resulting from the vertical effective electric field is incorporated into the k.p calculation. Various effective masses such as quantization effective mass, density of states effective mass, conductivity effective mass, subband structure, as well as hole mobility of silicon-carbon alloy inversion layer for PMOSFET under substrate strain and various carbon mole fraction are all investigated.

### **#1210 Effects of Ti inserted layer on the performance of HfO<sub>x</sub> based**

### **complementary resistive switching**

*Pang Shiu Chen, Kan-Hsueh Tsai<sup>1</sup>, Yu-Sheng Chen<sup>1</sup>, Heng Yuan Lee<sup>1</sup>, Fred Chen<sup>1</sup>, M.-J. Tsai<sup>1</sup>*

Department of Chemical and Materials Engineering, MingHsin University of Science and Technology, Taiwan <sup>1</sup>Electronics and Optoelectronic Research Laboratory, Industrial Technology Research, Taiwan

Coexistence of bipolar resistive switching (BRS) and complementary resistive switching (CRS) in TiN/HfO<sub>x</sub>/TiN stacked layer with a thin Ti inserted layer are demonstrated. The dependence of the nonlinearity of low resistance state in the devices on the Ti thickness and operation speed also discussed. High nonlinearity of the devices during the first reset step and the followed sweeping is observed. With two step forming, the THT show CRS.

### **#1211 Long data retention and improved device uniformity using a new W/Al<sub>2</sub>O<sub>3</sub>/TaO<sub>x</sub>/TiN RRAM at 30 $\mu$ A operation current**

*S. Samanta<sup>1</sup>, S. Chakrabarti<sup>1</sup>, D. Jana<sup>1</sup>, M. Dutta<sup>1</sup>, S. Roy<sup>1</sup>, R. Mahapatra<sup>1,2</sup>, and S. Maikap<sup>1,\*</sup>*

<sup>1</sup>Thin Film Nano Tech. Lab., Department of Electronic Engineering, Chang Gung University (CGU), Taiwan <sup>2</sup>Department of Electronics and Communication Engineering, National Institute of Technology, India

New W/Al<sub>2</sub>O<sub>3</sub>/TaO<sub>x</sub>/TiN RRAM with 2nm-thick Al<sub>2</sub>O<sub>3</sub> interfacial layer evinces improved device-to-device switching uniformity (yield >90%), stable read endurance (>10<sup>5</sup> cycles), robust retention of >900 hrs with acceptable memory window at 85°C under a low current compliance of 30  $\mu$ A. This improvement is due to controlled oxygen ions movement by 2nm-thick Al<sub>2</sub>O<sub>3</sub> layer.

### **#1228 Amorphous Silicon Stacked to p-type Crystalline Germanium as Band Switchable Photodetectors**

*H.-T. Hsiao, Guan-Yu Chen, Yu-Chang Peng, Chu-Hsuan Lin\**

Department of Opto-electronic Engineering, National Dong Hwa University, Taiwan

A band switchable amorphous silicon on crystalline germanium photodetector has been studied. The visible or infrared can be detected depending on the bias voltage. The sub-structure is also simulated to understand the detailed mechanism of the overall stacked photodetector.

### **#1230 BTI Comparison of CMOS LTPS-TFTs with High- $\kappa$ Gate Dielectric**

*William Cheng-Yu Ma<sup>1</sup>, Yi-Hsuan Chen<sup>2</sup>*

<sup>1</sup>Department of Electrical Engineering, National Sun Yat-Sen University, Taiwan <sup>2</sup>Department of Electrophysics, National Chiao Tung University, Taiwan

In this abstract, the NBTI of p-channel LTPS-TFT and the PBTI of n-channel LTPS-TFT with HfO<sub>2</sub> gate dielectric are studied together for the first time. Similar threshold voltage shift  $\Delta V_{TH}$ , much more degradation of the  $G_m$ , S.S. and driving current  $I_{drv}$  of p-channel device after NBTI stress than the n-channel device after

PBTI stress are observed. It demonstrates that the NBTI is more crucial than the PBTI for the application of 3D-IC and system-on-panel.

**#1233 Back-Gate-Bias Induced Floating-Body-Related Subthreshold Characteristics of SOI NMOS Device**

*S. K. Hu, D. H. Lung, J. B. Kuo and D. Chen\**

Dept. of Elec. Eng., National Taiwan University, Taiwan

This paper reports the subthreshold behavior of the SOI NMOS device considering the floating body and back-gate-bias effects. As verified by the experimentally measured data, as the channel length is scaled down from 1 $\mu$ m to 120nm, the S-factor is steeper due to the dominance of the parasitic BJT. For the channel length further scaled down to 60nm, its S-factor is less steep owing to the dominance of the DIBL effect. As biased at the back gate bias of 10V, for a long channel, the S-factor is improved due to the enhanced parasitic BJT function; for a short channel, the S-factor is not improved due to the dominance of DIBL.

**#1240 Effect of Deposition Temperature on the Optical Properties of PECVD SiC<sub>x</sub>N<sub>y</sub> films**

*Amit Kumar and Jihperng Leu\**

Department of Materials Science and Engineering , National Chiao Tung University, Taiwan

Amorphous silicon carbonitride (a-SiC<sub>x</sub>N<sub>y</sub>) films were deposited by RF (13.56 MHz) parallel-plate PECVD system at deposited temperature of 25 °C, 200 °C, 300 °C, and 400 °C with 0.6-Torr pressure. The optical properties, *i.e.* optical band-gap and refractive index of a-SiC<sub>x</sub>N<sub>y</sub> thin films were characterized by using UV-Vis-NIR spectroscopy and n&k Analyzer, respectively. The refractive index of a-SiC<sub>x</sub>N<sub>y</sub> thin films increases with increasing temperature, and the optical band-gap of (a-SiC<sub>x</sub>N<sub>y</sub>) films also increases from 3.46 eV to 3.82 eV with increasing deposition temperature up to 300 °C.

**#1241 Sub-threshold Voltage Converting Using Multi-stage Bootstrapped Circuit**

*Yingchieh Ho and Kuan-Chen Huang*

Department of Electrical Engineering, National Dong-Hwa University, Taiwan

A multi-stage bootstrapped circuit for subthreshold level converting is presented. As conventional level converters convert sub-threshold signals to super-threshold ones, different device characteristics result in imbalance of driving capability. However, process and temperature variations make the yield of level converter much worse. With the proposed bootstrapping technique, this work not only eliminates tremendous imbalance of driving capability but also reduces degradation due to process variations. Simulated in 65nm CMOS process, and the results show that our proposal can successfully shift voltage level from 0.2V to 1.0V.

### **#1242 A Novel Development of Efficiency-maximized OLED Devices**

*Ting-Ting Wen\*, and Horng-Chih Lin*

NANO FACILITY CENTER, NATIONAL CHIAO TUNG UNIVERSITY, Taiwan

In this research, we proposed an enhancement of the light outcoupling efficiency of OLED device by using a new integration of square microlens arrays, 2-D photonic crystal structures, and periodic corrugated patterns which are produced by a low cost and simple fabrication process. For high angles of observation with respect to the substrate surface normal, the light out intensity of the novel integration OLED device is increased from 0.03 (a.u.) up to 0.68 (a.u.) at the view angle around 90 degree. The innovated integration leads to 65% increase of the light out efficiency compared with the conventional OLED device.

### **#1262 Field emission characteristics of the carbon nanotube thin films on the the flexible pyramid-structured substrates**

*Wan-Lin Tsai\*, Kuang-Yu Wang, Ching Hsiao, Yu-Ren Li, and Huang-Chung Cheng*

Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan

To diminish the severe screening effect for the carbon nanotube thin film (CNTF) in field emission, CNTFs are ultrasonically sprayed on the flexible polydimethylsiloxane (PDMS) substrates with an array of pyramid structures. An oxygen-plasma treatment is applied to modify the surface energy of pyramid-structured PDMS for the better adhesion of the CNTFs to achieve the turn-on field of 1.39 V/ $\mu\text{m}$  at a current density of 10  $\mu\text{A}/\text{cm}^2$ .

### **#1263 Analysis of Offset Voltage in Low-power Dynamic Comparator**

*Po-Han Wu and Yingchieh Ho*

Department of Electrical Engineering, National Dong-Hwa University, Taiwan

The offset voltage in low-power comparators is discussed in this paper. As in conventional comparators, mismatch and process variations result in offset voltage and degrade of their sensitivity. However, low-power design makes the offset voltage much worse. Simulated in 90nm CMOS process, the results of Monte Carlo analysis show that low-power dynamic comparator has offset voltage in low-power comparators.

### **#1264 Effect of Polymeric Networks on Electro-Optical Properties of In-Plane Switching Vertically Aligned Liquid Crystal Devices**

*G. J. Lin<sup>1</sup>, T. J. Chen<sup>2</sup>, B. Y. Chen<sup>2</sup>, Y. T. Lin<sup>2</sup>, Y. W. Tsai<sup>2</sup>, B. R. Lin<sup>1</sup>, J. J. Wu<sup>2</sup>, and Y. J. Yang<sup>1</sup>*

<sup>1</sup>Graduate Institute of Electronics Engineering, National Taiwan University, Taiwan <sup>2</sup>Department of Electro-Optical Engineering, National Taipei University of Technology, Taiwan

The electro-optical properties of in-plane switching vertically aligned (IPS-VA) liquid crystal (LC) devices with polymeric networks are investigated. From the

voltage-dependent light transmittance behavior, the device with polymeric networks shows the higher anchoring energy and the good light transmittance, especially for the device at higher driving voltages. With the stronger anchoring effect, the image responses and viewing angle are significantly improved. Without the high driving voltage, the rising-time response of the polymeric device is comparable to that of the pure device under the high driving voltage. This paper demonstrates that the polymeric networks applied to IPS-VALC devices can boost their electro-optical performance.

#### **#1268 Study on HCI and NBTI Induced Device Degradation for P-Channel FinFET**

*Jia-Jian Hong<sup>1</sup>, Ying-Ya Chen<sup>1</sup>, Tsu-Ting Cheng<sup>1</sup>, Tzu-Li Wang<sup>2</sup>, Chien-Yi Li<sup>2</sup>, Wenqi Zhang<sup>1</sup>, Yi-Lin Yang<sup>2</sup> and Wen-Kuan Yeh<sup>1</sup>*

<sup>1</sup>Department of Electrical Engineering, National University of Kaohsiung, Taiwan <sup>2</sup>Department of Electronic Engineering, National Kaohsiung Normal University, Taiwan

In this paper, the hot carrier injection (HCI) and the negative bias temperature instability (NBTI) were investigated and compared as representative reliability issues for p-channel FinFET devices. The power law time exponent threshold voltage ( $V_{TH}$ ) shift was largest at  $V_G=0.6V_D$  for HCI stress. On the other hand, the power law time exponent is consistent and independent of gate voltage for NBTI stress.

#### **#1271 Enhanced Line disturbance Immunity of New Vertical Surrounding-Gate 1T-DRAM with Trenched body**

*Po-Hsieh Lin and Jyi-Tsong Lin*

Dept. Electrical Engineering, National Sun Yat-Sen University, Taiwan

A novel vertical surrounding-gate 1T-DRAM with trenched body is proposed and studied. This 1T-DRAM has large pseudo neutral body region for positive charge storage, and so has a visible programming window and an acceptable retention time. Also, the immunity to the bit/word line disturbance is improved significantly. The small degradation of the retention time which is less than 45% is achieved after  $10^4$  ns line disturbance.

#### **#1273 Performance of low-temperature-grown GZO Nanorods in UV Photodetectors**

*Chih-Chiang Yang<sup>1</sup>, Bing-Song Wu<sup>3</sup>, Yan-Kuin Su<sup>1,2</sup>, and Chien-Sheng Huang<sup>3</sup>*

<sup>1</sup>Institute of Microelectronics & Department of Electrical Engineering Center for Micro/Nano Science and Technology Advanced Optoelectronic Technology Center, National Cheng Kung University, Taiwan <sup>2</sup>Department of Electrical Engineering, Kun Shan University, Taiwan

<sup>3</sup>Department of Electronic Engineering and Institute of Electronic & Optoelectronic Engineering, National Yunlin University of Science and Technology, Taiwan

This study investigates effects of Ga doping in ZnO nanorods grown on an amorphous-ZnO seeded glass substrate by hydrothermal method. the average length and diameter of the resulting nanorods was approximately 1.5 $\mu$ m and 117 nm, respectively. Also, Ga doped ZnO nanorods-based ultraviolet photodetectors with a sharp cutoff at 370 nm were also fabricated. At an applied voltage of 1 V, the responsivity of Ga doped ZnO nanorods photodetectors was 14.1 A/W.

**#1287 PR Passivation Layer for Improvement of Electric Characteristics HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/IGZO TFTs Using Atmospheric Pressure Plasma Jet**

*Chien-Hung Wu<sup>1\*</sup>, Kow-Ming Chang<sup>2</sup>, Bo-Wen Huang<sup>2</sup>, Tai-Yuan Chang<sup>2</sup>, Yu-Xuan Tan<sup>2</sup>, Min-Han Lin<sup>2</sup>, Wu-Yang Liu<sup>2</sup>, Zheng-Wei Yang<sup>2</sup>, Chien-Hsiung Hung<sup>3</sup>, and Shui-Jinn Wang<sup>3</sup>*

<sup>1</sup>Department of Electronics Engineering, Chung Hua University, Taiwan <sup>2</sup>Department of Electronics Engineering, National Chiao Tung University, Taiwan <sup>3</sup>Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, Taiwan

Novel atmospheric pressure plasma jet (APPJ) method for IGZO deposition and photoresistor (PR) layer as back-channel passivation are proposed to fabricate HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/IGZO TFTs. The resulting transistor exhibits field-effect mobility of 8.7 cm<sup>2</sup>/V·s, a threshold voltage of – 0.68 V, a subthreshold swing of 0.42 V/dec, and an I<sub>on</sub>/I<sub>off</sub> ratio of 4x10<sup>8</sup>.

**#1288 Monolithic 3D Stacked Si nanowire FETs with V<sub>th</sub> adjustable structure**

*Jia-Min Shieh<sup>1,2</sup>, Wen-Hsien Huang<sup>1,3</sup>, Chih-Chao Yang<sup>1</sup>, Tsung-Ta Wu<sup>1</sup>, Tung-Ying Hsieh<sup>1</sup>, Chang-Hong Shen<sup>1</sup>, Uio-Pu Chiou<sup>3</sup>, Fu-Ming Pan<sup>3</sup>*

<sup>1</sup>National Nano Device Laboratories, Taiwan <sup>2</sup>Departments of Photonics and Institute of Electro-Optical Engineering, National Chiao-Tung University, Taiwan <sup>3</sup>Department of Materials Science and Engineering, National Chiao-Tung University, Taiwan

A sequential layered integration technology that can fabricate 3D stackable epi-like Si FETs with and without metal back gate (MBG) under sub-400°C are proposed in this article. With laser crystallized epi-like Si and CMP thinning processes for channel fabrication, 3D stackable ultra thin body (UTB) n/p-MOSFETs with low-subthreshold swings and high on-currents are demonstrated.

**#1291 Development of A 2 GHz Suspended All-phase Hybrid Quadrature Coupler Utilizing MEMS technology**

*I-Yu Huang\*, Wen-Hui Huang and Wun-Hong Syu*

Nano Devices Research, NSYSU, Taiwan

A suspended all-phase hybrid quadrature coupler using MEMS technology is presented in this study. The coupler constructed of 0.27  $\mu$ m-thick TaN/Ta/Cu bottom electrode, 50  $\mu$ m-height supporting copper, 10  $\mu$ m-thick suspended bottom copper conducting layer, 5  $\mu$ m-height supporting copper via, and 10  $\mu$ m-thick suspended top copper conducting layer. Simulation results demonstrate insertion loss of 6.65

dB, return loss of -15 dB, isolation of -27.6 dB and with all-phase characteristic of output ports. The size of this coupler is 22 mm×12.8 mm×0.71 mm.

### **#1293 A Compact Tri-band Bandpass Filter Using SIRs with U-shaped Defected Ground Structures**

*Huo-Ying Chang, Ro-Min Weng, Ying-Chieh Ho, and Ren-Yuan Huang*

Department of Electrical Engineering, National Dong Hwa University, Taiwan

In this paper, a tri-band bandpass filter (BPF) is presented using stepped impedance resonators (SIRs) with U-shaped defected ground structures (DGSs). The center frequencies of the three passbands are 2.1, 3.6 and 4.9GHz for WCDMA and WiMAX wireless communication systems. The passbands are created by the odd-mode resonant frequency. On the other hand, the even-mode is affected by SIRs and an open-stub load. By using DGS structure, a good out-of-band attenuation can be made. The three 3dB frequency bandwidths are 1.77-2.4, 3.28-3.89, and 4.4-5.41GHz with the minimum insertion loss of 0.87, 1.26, and 0.8 dB, respectively.

### **#1298 Resistive Switching Phenomenon of Cu/CoO/TiN with Different CoO Fabrication Temperature**

*Chun An Lin<sup>1</sup>, Shun Li Lan<sup>2</sup>, and Tseung Yuen Tseng<sup>3</sup>*

Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan

Resistive switching phenomenon is found in the structure Cu/CoO/W, in this article, we compare different fabrication temperature of CoO, and finally we show the influence of Cu/CoO with different bottom electrodes.

### **#1304 Silicon Carbide Based Light Addressable Potentiometric Sensor Integrated With LED Array**

*Chang Liann-Be, Lan Jyun-Ming, Lin Hao-Che, Danny Hsu Ko*

Graduate Institute of Electro-Optical Engineering, Chang Gung University, Taiwan

LAPS, uses light stimulation to increase the sensitivity and addresses a specific area for ion concentrations. In the past, most LAPS studies were based on silicon semiconductor due to its mature fabrication Technology. However, silicon is an indirect band material with narrow gap which constrains its ability to emit light and the noise immunity of the ambient light is also poor. Thus, Silicon Carbide (SiC), a direct wide band-gap material has especially been applied. In the future, the light source and its detecting component can be combined into one, not only eliminating extraneous space, but also further improve devices' resolution. In this study, flip-chip technology (FC) was utilized in order to attach LED dies to the back of SiC LAPS, significantly reducing the distance between the LED light source and LAPS device. C-V, I-V, and LAPS characteristics are measured and detailed in the

text. Finally, a two-dimensional pH distribution using FC LED array is accomplished in this research.

#### **#1307 Study of Plasma-treated ALD-TiN for Silver Diffusion Barrier**

*Chao-An Jong<sup>1,\*</sup>, Hsin-Han Huang<sup>2</sup>, Min-Hung Lee<sup>2</sup>*

<sup>1,\*</sup>National Nano Device Laboratories (NDL), NARLabs, Taiwan <sup>2</sup>Institute of Electro-optical Sci. and Tech, National Taiwan Normal University, Taiwan

Strengthen of the ALD-TiN film using N contained plasma bombardment for silver diffusion barrier was demonstrated. Properties of different powers and duration times were recorded for comparisons. The as-deposited nano-crystallite structure was amorphousized by plasma bombardment. The N to Ti ratio changed with the applied power and duration time. Higher N% was obtained using N<sub>2</sub> diluted NH<sub>3</sub> gas in high-power and longer-time bombardment. The addition of N<sub>2</sub> in NH<sub>3</sub> could minimize the activity of NH<sub>3</sub> in crystalline Ti-N formation (N/Ti ~1). Extra N species were implanted into the amorphous film during the bombardment when higher power was used. To evaluate the capability of treated TiN film as silver diffusion barrier, the leakage current of Ag/TiN/N+P-Si diodes were measured after annealing at elevated temperatures. Effectively barrier with lower leakage current was obtained when a 100W-100s plasma treatment and followed 600°C anneal were applied. The lowest leakage current 3.2E-10 A/cm<sup>2</sup> is better than the diode with non-bombarded TiN barrier layer. (4.37E-7 A/cm<sup>2</sup>).

#### **#1309 Study on power effect of continuous wave laser crystallized for thin film transistors**

*Chia-Hsin Chou, Ming-Jhe Hu, I-Che Lee, Po-Yu Yang, Chao-Lung Wang, Yi-Shao Li, Wei-sheng Chan, Kuang-Yu Wang, and Huang-Chung Cheng*

National Chiao Tung University, Department of Electronics Engineering and Institute of Electronics, Taiwan

The polycrystalline silicon (poly-Si) thin film transistors (TFTs) via continuous-wave laser crystallization exhibit various electrical characteristics with different crystallized laser power. The grain size of longitudinal growth crystallization of poly-Si film with 3.2 W was about 5 μm\*100 μm, resulting to the highest field-effect mobility of 281 cm<sup>2</sup>/V-s.

#### **#1311 The effect of overlap scanning with various overlapping ratios by continuous wave laser irradiation**

*Yi-Shao Li, Ming-Jhe Hu, Chia-Hsin Chou, Wei-Sheng Chan, Huang-Chang Cheng*

Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan

We have already successfully converted the a-Si films in the center region into the poly-Si films with ultra large and high quality grains by continuous wave laser



crystallization[1]. Furthermore, the defects in the edge and transition regions can be eliminated. With the overlapping ratio of 70%~90%, the center regions were overlapped with each other, and only longitudinal grains were found in the overlapping regions.

#### **#1318 Enhanced performance of optically induced dielectrophoresis for micro-beads manipulation using amorphous silicon based p-i-n photodiode structure**

Anirban Das<sup>1</sup>, Chih-Liang Yang<sup>2</sup>, Song-Bin Huang<sup>2</sup>, Min-Hsien Wu<sup>2</sup>, Yen-Heng Lin<sup>1,3,4</sup>, and Chao-Sung Lai<sup>1,2,\*</sup>

<sup>1</sup>Department of Electronic Engineering, Chang Gung University, Taiwan <sup>2</sup>Institute of Biochemical and Biomedical Engineering, Chang Gung University, Taiwan <sup>3</sup>Healthy Aging Research Center, Chang Gung University, Taiwan <sup>4</sup>Graduate Institute of Medical Mechatronics, Chang Gung University, Taiwan

In this present work, a comparative study of the manipulation efficiency between the p-i-n photodiode based optically induced dielectrophoretic (ODEP) chip and the conventional a-Si based ODEP chip was evaluated quantitatively. It was observed that under same operating condition, p-i-n photodiode based ODEP chip gains higher terminal velocity as well as manipulation force over conventional one. Efficient dragging of micro-beads has been successfully demonstrated using p-i-n photodiode based ODEP chip. The development of this promising platform may provide a higher efficient ODEP device.

#### **#1321 Electrical Performance of n-channel FinFETs with Threshold-voltage Doping Energies under Heating Stress**

Mu-Chun Wang<sup>1,a</sup>, Jian-Liang Lin<sup>1</sup>, Wen-Shiang Liao<sup>2</sup>, Jhao-Jhong Jiang<sup>1</sup>, Win-Der Lee<sup>3,b</sup>, Wen-How Lan<sup>4,c</sup>

<sup>1</sup>Dept. of Electronic Engineering, Minghsin University of Science and Technology, Taiwan <sup>2</sup>Faculty of Physics and Electronics, Hubei University, China <sup>3</sup>Dept. of Electrical Engineering, Lee-Ming Institute of Technology, Taiwan <sup>4</sup>Department of Electrical Engineering, National University of Kaohsiung, Taiwan

The lower doping energy contributes the higher current at the on-drawn device W/L=0.11/0.5 ( $\mu\text{m}/\mu\text{m}$ ) at the room temperature, but the GIDL effect is more obvious, causing the higher OFF-current. Besides that, the swing degradation for lower doping energy at the high temperature heating is also the largest, which indicates the degradation of channel surface integrity. The effect of depletion MOSFET is seen at the lower doping energy, but the consequence is not apparent as the higher one.

#### **#1329 Energy Level Characterization of Channel Hot Electron Induced Interface Traps in Single-sided Nonoverlapped Implantation nMOSFETs**

Chong-En Huang, S. W. Chou, H. X. Chen, E.S. Jeng

Department of Electronic Engineering, Chung Yuan Christian University, Taiwan

In this study, the energy levels of channel hot electron induced interface traps in single-sided non-overlapped implantation devices were investigated. By using three level charge pumping measurement, we obtained the energy profile with gradually program stress. Two kinds of interface state which is transitional during program stress are observed. For the initial state, the interface trap is believed to be charged dangling bond (Pb center). After being programmed, the interface trap density peak locates at 0.95eV which can be defined as the Frenkel defect.

#### **#1334 High Performance Germanium Schottky PMOSFETs with NiPtGe S/D**

Che-Wei Chen<sup>1</sup>, Hung-Pin Chien<sup>1</sup>, Ju-Yuan Tzeng<sup>1</sup>, Cheng-Ting Chung<sup>1</sup>, Chung-Chun Hsu<sup>1</sup>, Wei-Chun Chi<sup>1</sup>, Ming-Li Tsai<sup>1</sup>, Chao-Hsin Chien<sup>1,2</sup>, Guang-Li Luo<sup>2</sup>

<sup>1</sup>Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Taiwan <sup>2</sup>National Nano Device Laboratory, Taiwan

In order to enhance the thermal stability of nickel germanide (NiGe), a thin Pt layer was deposited between Ni and N-type Ge substrate to fabricate Schottky junction. The NiPtGe/N-Ge junction with RTA performed at 550 °C exhibits good electrical characteristics, including the lowest ideality factor (n) of 1.064, highest Schottky barrier height for electron ( $\phi_{bn}$ ) of 0.579 eV, highest  $I_{ON}/I_{OFF}$  ratio of  $8.5 \times 10^4$ , and lowest series resistance ( $r_s$ ) of  $11.1 \Omega$ . As a result, Ge Schottky PMOSFET ( $L_G = 5 \mu m$ ) with NiPtGe was fabricated with alloy formed at 550 °C. After FGA treatment, a high drive-current of  $33.5 \mu A/\mu m$  at  $V_{GS}-V_T = -2.4 V$  and  $V_{DS} = -2 V$  was obtained.

#### **#1337 The effect of inserted WO<sub>3</sub> layer in Pt/Ti/ ZrO<sub>2</sub>/W Devices**

Tsung-Ling Tsai, Yu-Hsuan Lin and Tseung-Yuen Tseng\*

Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan

After double forming process, the bipolar resistive switching characteristics of Pt/Ti/ ZrO<sub>2</sub>/W RRAM devices with different thickness of WO<sub>3</sub> layer are performed. Due to the thinner and less filaments in ZrO<sub>2</sub> layer, the device with 5nm WO<sub>3</sub> film shows the larger memory window in the switching. Besides, the variation of reset voltage is also improved by inserting 5nm WO<sub>3</sub> film into Pt/Ti/ ZrO<sub>2</sub>/W structure. That is because the formation and rupture of filaments could be confined in WO<sub>3</sub> layer during the resistive switching process.

#### **#1340 Improvement on Readout Window of 1M Bits NOI Memory Array using the Program Verification Algorithm**

Kuan-Chung Wang, S. W. Chou, H. X. Chen, M. Z. Lin, C. S. Chou, E.S. Jeng

Department of Electronic Engineering, Chung Yuan Christian University, Taiwan

For the purpose of improving readout window of the 1M bits Non-Overlapped Implant (NOI) cell array, the program verification (PV) algorithm will be proposed in this paper. From the experimental results with one time program (OTP) case, we could achieve a well converged  $V_{th}$  distribution that the span is only 1.0V, and further extend the readout window to 1.3V. It is also superior at the retention test with baking 150°C 25hr where the readout window still keeps within 1.2V. It's confirmed that NOI non-volatile memory with the program verify algorithm is very potential for Multi-Level Cell (MLC) applications.

#### **#1344 Learning Scheme Evaluation and Hardware Implementation of Non-Overlapped Implantation MOSFET Synapses**

*Tsung-Sian. Wu, Y.L. Chiang, S. W. Chou, H. X. Chen and E.S. Jeng*

Department of Electronic Engineering, Chung Yuan Christian University, Taiwan

This paper uses the foundry's 0.25um CMOS technology to implement the 8×4 NOI array neural network for the perceptron application. The empirical model for the circuit was established and embedded in the software to simulate the neural network learning. We study not only the output judgment voltage levels for the system but also evaluate the possible operating schemes to improve the training efficiency. Finally, the feasibility of this hardware neural network was verified by 10 random patterns learning.

#### **#1346 Enhancement of Pattern Recognition Capabilities in Non-Overlapped Implantation (NOI) MOSFET Synapses**

*Kun-Yan Jiang, Y.L. Chiang, S. W. Chou, H.X. Chen and E.S. Jeng*

Department of Electronic Engineering, Chung Yuan Christian University, Taiwan

In this paper, we propose a new training method which makes the neural system have a higher recognition rate. The verified hardware neural network was composed of 4\*3 NOI synapse array and followed the perceptron algorithms. Comparing to a traditional neural network, the judgment voltages is divided into 2 levels rather than regular value in this paper. Furthermore, this training method can improve the tolerable error and ability of the pattern recognition in this hardware neural network. The learned pattern with new training method still memorized even at 150°C baking within 100K sec. Moreover, the system recognition rate was also improved 16.11% compared to previous work.

#### **#1353 Electrical Characteristic and Dimension Effect of Flexible Graphene Oxide Resistive RAM (RRAM) on PEN Substrate**

*Cheng-Li Lin<sup>1,a</sup>, Tse-Wen Wang<sup>1,b</sup>, Ke-Yu Hung<sup>1</sup>, Cheng-Yu Hsieh<sup>2</sup>, Yu-Jiun Lu<sup>1</sup>, and Jian-Dong Lee<sup>1</sup>*

<sup>1</sup>Department of Electronic Engineering, Feng Chia University, Taiwan <sup>2</sup>Eneragr Inc., Taiwan

This paper investigates the characteristic of flexible graphene oxide resistive RAM on PEN substrate. The effect of device size and switching behavior of the device at a

bended curvature are also studied. Larger device shows larger switching cycle, but the stability of HRS and LRS is worse. The smaller dimension of GO RRAM shows the better switching characteristic and lower SET and RESET current. In the other hand, the flexible RRAM bended with a compressive strain, the SET and RESET voltage increases and the switching cycle decreases.

**#1355 Performance Comparison of Vertical and Lateral Structure of Transparent and Flexible ITO/ZnO/ITO Resistive Random Access Memory (RRAM) on PEN Substrate**

*Cheng-Li Lin<sup>a</sup>, Ke-Yu Hung<sup>b</sup>, Tse-Wen Wang, Jian-Dong Lee and Yu-Jiun Lu*

Department of Electronic Engineering, Feng Chia University, Taiwan

This paper studies the resistance switching characteristic of vertical and lateral structure of flexible and transparent ITO/ZnO/ITO/PEN RRAM. The lateral structure of the RRAM reveals better performance than that of the vertical structure device. Presumably, the current conduction flows through near the surface of ZnO film close to the top ITO electrode, resulting in the superior I-V switching behavior and large endurance. At the bended status, the switching behavior of the RRAM is degraded. Presumably, the compressive and tensile strain appears in the top and bottom interface of ZnO film, respectively, resulting the degradation.

# 2015

June 16-18, 2015

台北世貿南港展覽館 | TWTC Nangang Exhibition Hall




## 奈米科技展

The 13th Int'l Nano Exposition  
www.optotaiwan.com

## 台北國際光電週

PHOTONICS  
FESTIVAL in TAIWAN



### 奈米國家型科技計畫

台灣自2003年開始推動為期12年的奈米國家型科技計畫，主要任務為推動奈米尖端科技，加速創造產業效益，2011年起由交通大學吳重雨講座教授接任計畫總主持人，推動奈米技術於產業應用，以達成「奈米科技產業化」的目標。奈米國家型科技計畫共有經濟部技術處、經濟部工業局、經濟部標準局、科技部、原能會、環保署、衛福部、勞動部等八個部會署參與，計畫內容分為「奈米前瞻研究」、「生醫農學應用」、「奈米電子與光電技術」、「能源與環境技術」、「核心設施建置與儀器設備研發」及「奈米材料與傳統產業技術應用」等六大重點領域，並加強推動跨部會署合作，配合環境、安全與健康議題、奈米人才培育、奈米標準、及奈米標章、產業推動、橋接計畫等，將研究成果轉化為產業升級的競爭力。奈米國家型科技計畫推動至今已獲得3千多項專利，技術移轉至業界金額超過22億，並促成業界投資超過300億於發展奈米科技，為台灣奈米科技奠定了厚實的基礎。

### 國家型奈米科技研發成果產學橋接計畫

「國家型奈米科技研發成果產學橋接計畫」，以推動奈米國家型科技計畫相關研發成果產學橋接工作為主軸，由計畫辦公室團隊親訪學界研究團隊，對研發成果進行全面盤點，並針對企業進行需求訪查，以學術研究成果為基礎來推動奈米技術產業化，進而整合各領域研發團隊之能量，以及強化技術供需雙方中介之功能。以此基礎，建立技術推廣的運作機制與模式、市場分析、與商務合作模式的規劃等能量與經驗，協助研究成果推廣，具體落實產學合作，推動學界技術轉移或新創公司，以擴大奈米國家型科技計畫研發成果之產業化效益，促進國內奈米技術產學合作互動，並催化奈米技術的應用與升級。

### 台北光電週

台北光電週是台灣科技產業之先進技術、設備材料、精密儀測的B2B展。精微奈米科技，正是科技產業的堅實基礎。故於2015年起，「奈米科技展」與「台北光電週」同檔期展出。

### 展出主題

- 奈米前瞻研究
- 奈米生醫與農學
- 奈米電子與光電
- 奈米能源與環境
- 奈米材料與傳產
- 奈米儀器與設備
- 政策與人才培育



#### Organizers



奈米國家型科技計畫

National Program on Nano Technology (NPNT)



國家型奈米科技研發成果產學橋接計畫

Bridging Project for National Program on Nano Technology



還在找尋微小力量量測裝置嗎？

還在擔心探針破壞待測件的表面嗎？

不知如何量測材料的楊式系數？


Wafer 破片應力與軟性电路板的曲率半徑如何得知？

## 巨克富科技為您解決您所面臨的量測問題

### 微力感測器 / $\mu$ -Force

不管是在進行薄膜或是 MEMS 感測器的量測時，都需借助探針台來做特性量測，但下針力量會影響量測結果或導致元件表面的破壞。

如右圖所示，此為薄膜量測時，待測元件被探針破壞的照片。加裝  $\mu$ -Force 後，您可透過軟體了解目前下針的力量，即可避免元件的損壞，亦或是您需要對元件施加微小的力量， $\mu$ -Force 都可達到您的需求。



### 可量測下針力量的四點探針台

#### 取代傳統手動測試的不便及加速資料的整理

透過四點探針原理，以提供電流量測電壓的方式，經過幾合修正計算取得薄膜電阻 (Sheet Resistance)。四點探針量測系統可取代傳統手抄測試的方式，並善用軟體設計進而加快計算接觸電阻的速度。

#### 即時監測下針力道，改善測試效能

四點探針台加裝微力感測器，即可監測下針力量，第一則可避免破壞待測元件，第二可監測下針力量，以確保量測準確度。




### 應力台 / StressStation

#### 晶圓彎曲應力量測新趨勢！

有關應變矽研究指出，在半導體製程時，加入一些預應力時可提升元件的載子遷移率。如右圖所示，在不同應力下，可看到 I-V 特性的提升。

透過巨克富的應力台，可輕鬆對量測元件施加穩定之應力或量測元件之楊氏係數、Wafer 破片應力及曲率半徑。



業務諮詢專線: 03-5936268-312 彭昕蔚 先生






# 交通大學奈米中心

## 台灣半導體菁英之搖籃

創立於民國53年，前名為交通大學半導體中心，是臺灣第一個半導體研究單位，並分別於民國54 與55年製作出我國第一顆電晶體與第一枚積體電路。成立50年為台灣高科技人才與領袖與培訓搖籃，對我國積體電路產業的發展扮演啟蒙與關鍵的角色。奈米中心提供了相關製程與分析技術服務(含科技部貴儀中心設備12台)，協助研究計劃的進行，歡迎國內相關領域教授、研究生及業界研究人員善用本中心的資源，執行前瞻性研究。



介電材料活性離子  
蝕刻系統



濕式工作台



熱阻絲蒸鍍系統



氧化擴散系統



低壓化學氣相  
沉積系統



高解析度場發射掃描電子顯微鏡



複晶矽活性離子  
蝕刻系統




聚焦離子束與電子束  
顯微系統



原子層化學氣相沉積系統



高密度活性離子  
蝕刻系統



黃光區設備



雷射圖形產生系統



電漿輔助化學氣相  
沉積系統



真空蒸鍍系統

## 國立交通大學 奈米中心

光復校區：新竹市大學路 1001 號

博愛校區：新竹市博愛街 75 號

TEL : 03-5712121 分機 55673

web: [www.nfc.nctu.edu.tw](http://www.nfc.nctu.edu.tw)

Nano Facility Center



# 智果整合量測平台系統

Sadhu Design Corporation

## 電性量測平台- Electrical measurement system

半導體元件真空變溫參數特性-Vacuum IV/CV Probe System  
高頻元件參數-RF Probe and TDR analysis system  
光電元件參數-LD/LED LIV Probe System  
太陽能薄膜參數特性-Solar cell Probe System  
薄膜四點探針- Four point sheet resistivity Probe System  
薄膜霍爾效應-Van der Pauw/Hall Probe System  
高壓高電流元件參數-High Voltage/High Current Probe System  
磁場元件參數特性-3D Magnetic Field Platform  
非接觸式量測系統-Non-contact Corona-Kelvin Metrology  
噴墨沈積系統-Inkjet Deposition System  
壓電、熱電、介電元件參數特性-Piezoelectric, Dielectric, and Seebeck measurement system



## 光學顯微鏡- Microscope system

AOI量測系統-2D / 2.5D / 3D optical inspection system  
紅外線影像雷射系統-Infrared Light Inspection with Laser Marking  
立體 / 金相光學-Metallurgical Microscope  
連續變焦光學顯微鏡-Long Working Distance Microscope  
影像量測軟體-Dimension Measuring software



智果整合有限公司  
sadhudeign



sales@sadhudeign.com  
www.sadhudeign.com  
新竹市東大路二段185號  
TEL: 03-5427322



隨著半導體製程由次微米至奈米技術的不斷演進，並配合國家科技政策與產業發展，積極為下一世代次10 奈米元件科技提供完整的技術服務準備，NDL 目前開放前瞻服務平台含：

- (1) 奈米圖案化技術服務
- (2) 鰭式電晶體技術服務
- (3) 次10 奈米RRAM 製程服務
- (4) 微機電製程服務
- (5) CIGS 製程服務
- (6) 6/8 吋設備開放服務
- (7) 檢測分析服務
- (8) 高頻技術服務




001010010001011010100100010101010010110101001010  
0010110010100100101101010010001010101010110101  
100101001000111010100101010101010110010010101

培養高科技人才 降低學用落差  
設備資源整合分享 政府不需重複投資


#### 鰭式電晶體技術

NDL 用現有機台設備開發具有10奈米以下鰭寬之鰭式場效電晶體製程服務平台，為元件設計者提供未來 10 奈米以下立體式元件結構之研發服務平台。


- (1) 矽基底鰭式電晶體(8吋)：以淺溝渠隔離技術建置之鰭式電晶體服務平台，Bulk Si FinFET：約 80 道製程。
- (2) 絕緣層上覆矽鰭式電晶體(6吋)：以絕緣層上覆矽晶圓建置之鰭式電晶體服務平台，SOI FinFET：約 60 道製程。



Cross section — TEM (Bulk Si FinFET)





Cross section — TEM (SOI FinFET)



#### 次10 奈米 RRAM 製程

次10奈米電阻記憶體服務平台：約60道製程。



國家奈米元件實驗室

是台灣唯一可提供 One-Stop Operation 全套製程整合技術委託服務之開放式實驗研究環境



+886-3-5726100ext.7610 service@ndl.narl.org.tw  
<http://www.ndl.narl.org.tw>

Commitment · Passion · Innovation

100101001000111010100101010101010110010010101010101



NAR Labs 國家實驗研究院

國家奈米元件實驗室